

1	Plaintiff IQE plc (IQE), for its complaints against Newport Fab, LLC, Tower				
2	U.S. Holdings Inc., Tower Semiconductor Ltd., Paul D. Hurwitz, Edward Preisler,				
3	David J. Howard, and Marco Racanelli (collectively, "Tower"), alleges as follows:				
4	NATURE OF THIS ACTION				
5	1. This is an action for claims of misappropriation of IQE's trade secrets				
6	under both the Federal Defend Trade Secrets Act and the California Uniform Trade				
7	Secrets Act over Tower's unauthorized use of trade secrets covered by a mutually				
8	binding non-disclosure agreement (NDA) between IQE and Tower (Exhibit 1).				
9	2. This action also encompasses a claim for correction of inventorship,				
10	under 35 U.S.C. § 256, of U.S. Patent Nos. 11,164,740 (the '740 patent) (Exhibit 2),				
11	11,195,920 (the '920 patent) (Exhibit 3), 11,145,572 (the '572 patent) (Exhibit 4),				
12	and U.S. Patent Application 17/400,712 (the '712 application) (Exhibit 5),				
13	stemming from theft of IQE's inventions and trade secrets, which formed the basis				
14	for the claimed technology.				
15	3. IQE also seeks relief for breach of contract under the aforementioned				
16	NDA.				
17	4. IQE brings a claim of unfair competition under the Unfair Competition				
18	Law of California. C.A. Bus. & Prof. Code § 17200.				
19	5. Finally, this action also brings a claim for intentional interference with				
20	prospective economic advantage, as well as a claim of negligent interference with				
21	economic advantage, because Tower's disclosure of IQE's trade secrets in Tower's				
22	patents and application wrongfully damaged IQE's relationships with potential				
23	customers and market position. See 28 U.S.C. § 167; see also Cal. Civ. Code §				
24	3426.				
25					
26					
27					
28	¹ IQE's Complaint (ECF 1) attached the wrong document as Exhibit 4. This Corrected Complaint attached the proper document as Exhibit 4.				
	2				
	COMPLAINI				

Mitchell Silberberg & Knupp LLP

14177415.1

PARTIES

6. IQE plc is a British corporation that has its head office at Pascal Close,
 St Mellons, Cardiff, CF3 0LW, UK, where it was also incorporated. IQE plc
 operates several U.S. manufacturing sites directly or indirectly through its
 subsidiaries.

6 7. On information and belief, Newport Fab, LLC is a corporation
7 organized under the laws of Delaware with its principal place of business at 4321
8 Jamboree Road, Newport Beach, California. In 2019, Newport Fab, LLC did
9 business under the names "Jazz Semiconductor" and "TowerJazz."

8. On information and belief, Newport Fab, LLC, is indirectly held by
 Tower Semiconductor Newport Beach, Inc., itself indirectly held by Tower
 Semiconductor NPB Holdings, Inc. Both of these holding companies are organized
 under the laws of Delaware and share the office at 4321 Jamboree Road, Newport
 Beach, California, 92660 with Newport Fab, LLC.

9. On information and belief, these companies are themselves held
 directly and are controlled by Tower U.S. Holdings Inc., a corporation organized
 under the laws of Delaware. Tower U.S. Holdings Inc. thus acts in this forum
 through its subsidiaries and holdings. It is the agent of service for Tower
 Semiconductor Ltd., and its principal office is 2570 North First Street, Suite 480
 San Jose, California, 95131.

10. On information and belief, Tower Semiconductor Ltd. is the parent
company that directly holds Tower U.S. Holdings Inc. and controls and directs
Newport Fab, LLC. Tower Semiconductor Ltd. thus acts in this forum through its
subsidiaries and holdings. Tower Semiconductor Ltd. is an Israeli company with its
head offices in the Ramat Gavriel Industrial Park, Shaul Amor Street, Post Office
Box 619, Migdal Haemek, 2310502 Israel.

Mitchell Silberberg & Knupp LLP 27

28

1

11. On information and belief, Paul D. Hurwitz was a former director of technology development at Newport Fab, LLC during the relevant period in 2018-

14177415.1

2020. He currently works as the Director of Foundry Engineering at Rockley
 Photonics Inc. He is domiciled in Irvine, California.

12. On information and belief, Edward Preisler is a current director of
technology development at Newport Fab, LLC, and had this position during his
involvement with IQE in the relevant period in 2018-2020. He is domiciled in San
Clemente, California.

7 13. On information and belief, Dr. David J. Howard is an executive
8 director and fellow of Tower Semiconductor Ltd. and had this position during his
9 involvement with IQE in the relevant period in 2018-2020. He is domiciled in
10 Newport Beach, California.

11 14. On information and belief, Marco Racanelli is the senior vice president
12 and general manager of Newport Fab, LLC, and had this position during his
13 involvement with IQE in the relevant period in 2018-2020. He is domiciled in Santa
14 Ana, California.

15

JURISDICTION AND VENUE

15. This is a civil action seeking damages, injunctive relief, and other
equitable relief under an action for correction of inventorship, 35 U.S.C. § 256, the
Defend Trade Secrets Act, 18 U.S.C. § 1836, and California statutory and common
law.

16. This Court has subject matter jurisdiction over this case pursuant to 28
U.S.C. § 1331 and 18 U.S.C. § 1836(c), as it involves actions arising under the laws
of the United States. This Court has supplemental jurisdiction over the state law
claims under 28 U.S.C. §1367, as they are so related to the federal claims as to form
a single case.

17. Tower resides within the Central District of California and is subject to
personal jurisdiction in the State of California because the unlawful conduct
occurred in, and causes injuries in, California and this district specifically and
because Tower (a) has signed an NDA that specifies the law and venue of

Mitchell Silberberg & Knupp LLP

4 COMPLAINT California as the proper jurisdiction, (b) has directed their activities concerning
 IQE, including the misappropriation of IQE's trade secrets, in California and this
 district, (c) transacts business in California, including operating a branch
 corporation in this district, (d) enters into contracts and partnerships with
 individuals and entities in this district, and (e) offers products and services for sale
 in this district.

7 8 18. Venue is proper in this district pursuant to 28 U.S.C. § 1391(b) because this is a district in which a substantial portion of the events giving rise to the claims occurred and in which IQE's injuries were suffered, as set forth below.

10

9

BACKGROUND

19. Since its founding in 1988, IQE has been the leading innovator and 11 supplier of advanced wafer products, which are central to a broad range of 12 downstream technologies, such as semiconductor devices, transistors (e.g., high 13 14 electron mobility transistors (HEMTs), BiHEMTs, pseudomorphic high electron 15 mobility transistors (pHEMTs), heterojunction bipolar transistors (HBTs), and bipolar field-effect transistors (BiFETs)), passive components, complementary 16 metal-oxide-semiconductor (CMOS) processing, photonic devices, wireless 17 devices, and radio frequency (RF) devices (e.g., RF switches and RF filters). 18

IQE's business model is unique in the industry, as IQE possesses
 processes to develop custom, individualized solutions to meet its customers' needs.
 These processes are a closely guarded trade secret, which has granted IQE a
 dominant position as a market innovator. IQE's unique capabilities were what drew
 Tower to pursue an exclusive licensing deal with IQE relating to IQE's porous
 silicon and epitaxial technologies.

25 21. IQE is the world's leading advanced wafer manufacturer and supplier
26 and is the largest pure-play compound semiconductor wafer supplier with capability
27 for volume manufacture across all semiconductor materials, including chemical
28 vapor deposition (CVD), molecular beam epitaxy (MBE) and metal-organic

chemical vapor deposition (MOCVD) reactors for a variety of custom
 semiconductors.

22. 3 IQE specializes in, among other applications, advanced Group IV and compound Group III-V semiconductors (e.g., silicon (Si), germanium (Ge), silicon 4 germanium (SiGe), gallium arsenide (GaAs), indium phosphide (InP), gallium 5 nitride (GaN), gallium antimonide (GaSb), indium antimonide (InSb), and multi-6 element alloys), including porous semiconductors. IQE also specializes in advanced 7 8 semiconductor wafers utilized in wireless and RF products, such as transistors and 9 switches, including epitaxy on porous silicon wafers as an alternative to silicon-oninsulator (SOI)-based devices. IQE's custom porous epitaxial wafers can be used 10 for advanced microelectronics, optoelectronics, photonics, sensing, and high-11 performance RF and radiation-sensitive applications. 12

13 23. Tower is another figure in the semiconductor industry, known for the
14 creation of specialized integrated circuits that are fabricated using wafers of the
15 kind that IQE makes.

16

A. <u>IQE's Business Model and Proprietary Information</u>

17 24. IQE plc is a British semiconductor company founded in 1988; it also
18 operates in the United States through subsidiaries in Pennsylvania, Massachusetts,
19 North Carolina, and Washington.

20 25. Since its founding, IQE has been an industry leader in the manufacture
21 of advanced epitaxial wafers and materials technologies used in a broad range of
22 downstream technologies. In addition to manufacturing ready-made wafers, IQE
23 also creates customized semiconductor solutions to meet its customers' specific
24 needs. It is a one-stop-shop for the advanced Group IV and compound Group III-V
25 semiconductor wafer needs of the world's leading semiconductor manufacturers.

26 26. To maintain its market position as a leader and innovator on a number
27 of fronts, IQE protects a range of intellectual property pertaining both to the
28 individual products it produces and sells and also the methods by which it develops

semiconductor solutions—including RF solutions. While IQE obtains patents on
 certain products and technologies, many of the processes that are crucial to its
 competitive advantage are kept as trade secrets. This is due to the difficulty in
 policing patents to processes and due to IQE's business model of contracting with
 customers for custom product solutions.

6 27. IQE's porous silicon technology is a superior alternative to high-7 resistivity silicon-on-insulator (SOI) substrates with a trap-rich layer. Porous silicon 8 can achieve high-resistivity properties on a standard silicon CMOS wafer, rather 9 than an SOI wafer. IQE's porous silicon technology produces comparable or better device performance than the previous SOI technology, is a simpler manufacturing 10 process and has the additional advantage of using only a standard low-resistivity 11 silicon CMOS substrate rather than a high-resistivity SOI substrate. Further, porous 12 silicon can be thick enough to fully trap fringing fields, which significantly 13 improves performance of devices fabricated on the porous silicon structure. 14

15 28. In 2018, based on these innovations, IQE began developing additional
applications and products using its innovative porous silicon technology, which had
the ability to outperform the competition. One such potential application that looked
particularly promising was developing a high-performance RF switch using IQE's
porous silicon technology. Another promising potential application was developing
localized patterned porous segments, with adjacent porous and non-porous
segments, combining IQE's porous silicon technology with RF switch technology.

22

B. <u>Past Business Relations</u>

23 29. On November 12, 2015, IQE and Tower entered into a mutually
24 binding Non-Disclosure Agreement (NDA) as to any confidential information they
25 disclose to one another as part of their business transactions. That NDA is attached
26 as Exhibit 1 to this Complaint and is incorporated by reference. The NDA protects
27 "all information, documents, data, reports, interpretations, forecasts, analyses,
28 compilations, studies, ideas, inventions (whether or not patentable), trade secrets

Knupp LLP 14177415.1

Mitchell Silberberg &

and works of authorship, proprietary information, or records of or concerning the 1 disclosing party or its affiliates, provided by the disclosing party to the receiving 2 3 party, as well as all information in tangible form that bears a 'confidential,' 4 'proprietary,' 'secret,' or similar legend and discussions of that information relating 5 to that information whether those discussions occur prior to, concurrent with, or following the disclosure of the information." Exhibit 1. The NDA also specifies the 6 proper venue and law for any dispute "[t]his agreement, as well as any disputes 7 8 arising out of or relating to this agreement, shall be interpreted under and governed by the laws of the State of California. Any disputes arising out of or relating to this 9 Agreement and not resolved by the parties themselves shall be commenced solely in 10 the Federal or state courts located within the State of California. In such event, each 11 12 party irrevocably agrees to submit to the personal jurisdiction of such courts and waives any objection to such venue." Id. 13

14

C. IQE Approaches Tower about a Potential Collaboration

30. In November 2018, IQE and Tower began discussing a potential
collaboration providing IQE's porous silicon technology with Tower's RF sensor
technology to create new semiconductor products.

As a part of the parties' mutual exploration of a potential collaboration, 18 31. Tower requested, and IQE provided, proprietary trade secrets pertaining to IQE's 19 porous silicon and crystalline epitaxy wafers. For example, on November 6, 2018, 20 IQE presented its epitaxy on porous silicon technology to Tower, followed by 21 22 sending a copy of the presentation given with additional information and background papers. And, on July 24, 2019, IQE presented its epitaxy on porous 23 silicon technology for RF switches to Tower, followed by sending a copy of the 24 25 presentation given. Copies of these presentations are attached as Confidential Exhibits 6 and 7, respectively, and are incorporated by reference. Formal 26 presentations were not the only times IQE shared information on their trade secrets 27

Mitchell Silberberg & Knupp LLP

as they also furnished Tower with emails answering specific questions about IQE's
 capabilities, technical papers, and experimental data. *See* Confidential Exhibit 8, 9.

3 32. All of these meetings and presentations, and the information exchanged therein, were protected by the mutually binding NDA signed by the 4 5 parties in November 2015. Because the information at issue contained IQE's highly valuable and important trade secrets, IQE took additional steps prior to these 6 meetings to remind Tower of its ongoing obligation under that NDA not to use or 7 disclose any information conveyed without IQE's consent. This obligation included 8 9 "all information, documents, data, reports, interpretations, forecasts, analyses, compilations, studies, ideas, inventions (whether or not patentable), trade secrets 10 and works of authorship, proprietary information, or records of or concerning the 11 disclosing party or its affiliates, provided by the disclosing party to the receiving 12 party, as well as all information in tangible form that bears a 'confidential,' 13 'proprietary,' 'secret,' or similar legend and discussions of that information relating 14 15 to that information whether those discussions occur prior to, concurrent with, or following the disclosure of the information." Exhibit 1. All slides that IQE 16 representatives displayed during these meetings and presentations were clearly 17 marked as containing highly confidential information proprietary to IQE. See 18 Confidential Exhibit 6, 7. 19

33. Due to IQE's innovative processes and technology, Tower displayed a
strong interest in IQE's porous silicon technology and proposed a contract for a
multi-year supply agreement. One of the terms of Tower's proposed Memorandum
of Understanding ("MOU") was a multi-year period of exclusivity, during which
IQE could not supply any other customer with its porous silicon technology
solutions. This MOU is attached to this complaint and incorporated by reference as
Confidential Exhibit 11. *See also* Confidential Exhibit 10.

Mitchell Silberberg & Knupp LLP 27

28

9 COMPLAINT 34. IQE was not willing to forego selling one of its flagship innovations to
 other customers, and it counter-offered that it would enter into a non-exclusive
 partnership with Tower with a preferential pricing scheme.

35. This led to an impasse in negotiations as Tower insisted in an email on
October 21, 2019, that exclusivity would need to exist in order for any deal to go
forward. A true copy of this email is attached as Confidential Exhibit 10 and is
incorporated by reference.

8 36. Ultimately, Tower's strong desire to exclusively practice IQE's
9 proprietary technology, and the failure to align on a mutually acceptable
10 preferential pricing scheme, caused a breakdown in negotiations. On February 24,
11 2020, IQE and Tower concluded that the planned collaboration could not go
12 forward and agreed to end negotiations.

13

14

D. <u>Tower Pursues Exclusive Rights to IQE's Porous Silicon</u> <u>Technology</u>

15 37. On October 9, 2019—less than three weeks after presenting IQE with a 16 draft memorandum of understanding that granted Tower a three-year period of 17 exclusivity and only six weeks after IQE disclosed their invention for porous semiconductor layers for RF devices—Tower filed a patent application on 18 "Semiconductor Structure Having Porous Semiconductor Layer for RF Devices." 19 20 Tower secretly copied into their patent application IQE's trade secret information that was communicated to Tower during the parties' confidential meetings. This 21 22 application would eventually be granted as the '740 patent. A copy of the '740 patent is attached as Exhibit 2 to this Complaint and is incorporated by reference. 23

25 26 27 Mitchell Silberberg & Knupp LLP 28

38. The '740 patent names Paul Hurwitz, Edward Preisler, David Howard,
and Marco Racanelli as inventors. *See* Exhibit 2. Each of these individuals was
directly involved in the negotiations with IQE and either directly received and
reviewed IQE's proprietary information during the confidential meetings or had
access to it through subsequent discussions.

14177415.1

10 complaint 39. For example, Paul Hurwitz attended the confidential meeting on the
 scope of the proposed joint development. He defined the desired specifications for
 the porous silicon samples and requested follow-up information.

4 40. Edward Preisler participated in several confidential discussions
5 regarding the different types of porous substrate development at IQE. David
6 Howard also participated in the confidential discussions, was privy to confidential
7 information, and observed the progress of the porous silicon discussion specifically.

8 41. Marco Racanelli was a senior vice president of Tower and oversaw 9 much of the negotiations. Marco Racanelli gave specific directives to the other Tower employees on what to negotiate for, and at times Marco Racanelli negotiated 10 directly with IQE. On September 13, 2019, a month before Tower began filing 11 12 patents derived from IQE's intellectual property, Marco Racanelli emailed Wayne Johnson, head of wireless business development at IQE, to state that Tower had a 13 need for IQE's porous silicon technology and were under a time pressure to make 14 15 an agreement.

- 42. All claims of the '740 patent recite the porous semiconductor
 technology developed by IQE. The entirety of the invention claimed in the '740
 patent was therefore derived from IQE's trade secrets conveyed to Tower during
 negotiations and discussions between the parties.
- 43. Specifically, at least claims 1-4, 8-11, 14, 15, and 17-19 of the '740
 21 patent recite proprietary trade secrets that IQE communicated to Tower:

(a) For example, claim 1 of the '740 patent recites: "A
semiconductor structure comprising: a substrate having a first dielectric constant; a
porous semiconductor layer situated over said substrate; at least one crystalline
epitaxial layer situated directly on said porous semiconductor layer; a first
semiconductor device situated in said at least one crystalline epitaxial layer; said
porous semiconductor layer having a second dielectric constant that is substantially

less than said first dielectric constant such that said porous semiconductor layer
 reduces signal leakage from said first semiconductor device." *See* Exhibit 2.

3 (b) Claim 4 of the '740 patent recites: "The semiconductor structure
4 of claim 1, wherein said first semiconductor device is a transistor utilized in a radio
5 frequency (RF) switch." *Id.*

6 (c) Claim 8 of the '740 patent recites: "A semiconductor structure
7 comprising: a porous silicon layer; at least one crystalline epitaxial layer situated
8 directly on said porous silicon layer; first and second transistors situated in said at
9 least one crystalline epitaxial layer; an electrical isolation region separating said
10 first and second transistors." *Id.*

(d) Claim 9 of the '740 patent recites: "The semiconductor structure
of claim 8, wherein said porous silicon layer is situated over a bulk silicon
substrate." *Id.*

14 (e) Claim 11 of the '740 patent recites: "The semiconductor
15 structure of claim 8, wherein said first transistor is utilized in a radio frequency
16 (RF) switch." *Id.*

(f) Claim 14 of the '740 patent recites: "A semiconductor structure
comprising: a porous semiconductor layer situated over a substrate, said porous
semiconductor layer having a higher resistivity than said substrate; at least one
crystalline epitaxial layer situated directly on said porous semiconductor layer; a
first semiconductor device situated in said at least one crystalline epitaxial layer." *Id.*

(g) Claim 15 of the '740 patent recites: "The semiconductor
structure of claim 14, wherein said substrate comprises a first semiconductor
material, and said porous semiconductor layer comprises said first semiconductor
material." *Id.*

Mitchell Silberberg & Knupp LLP 27

28

(h) Claim 19 of the '740 patent recites: "The semiconductor
 structure of claim 14, wherein said first semiconductor device is a transistor utilized
 in a radio frequency (RF) switch." *Id*.

4 44. The form and function of the semiconductor structures contemplated
5 by the '740 patent and recited in its claims are identical to the porous
6 semiconductor structures that are based on IQE's proprietary porous silicon
7 technology. For example, in IQE's confidential presentations to Tower on
8 November 6, 2018 ("2018 Presentation") and on July 24, 2019 ("2019
9 Presentation"), IQE presented examples of IQE's porous silicon technology, epitaxy
10 on porous silicon, and applications for RF devices, including diagrams and



17 explanations of IQE's methodology and advantages over the competition, which are 18 substantively similar to Tower's claims in the '740 patent. Indeed, the 2019 19 Presentation stated "[p]orous Si for RF Switches...[s]ignificantly improved 20 harmonics...[n]o change in device architecture." (Confidential Exhibit 7, Pg. 14.) 21 On October 10, 2019, Tower applied for a second patent—the '920 45. 22 patent—naming the same inventors as the '740 patent and further misappropriating 23 IQE's trade secrets in its claims. All claims of the '920 patent recite porous 24 semiconductor technology developed by IQE. The entirety of the invention claimed 25 in the '920 patent was therefore derived from IQE's trade secrets conveyed to 26 Tower during negotiations and discussions between the parties. A copy of the '920 27 patent is attached as Exhibit 3 to this Complaint and is incorporated by reference. 28

Silberberg & Knupp LLP

Mitchell

46. Specifically, at least claims 1-6, 8-12, 14-17, and 19 of the '920 patent 1 2 claim proprietary trade secrets that IQE communicated to Tower and the named 3 inventors:

For example, claim 1 of the '920 patent recites: "A 4 (a) 5 semiconductor structure comprising: a porous semiconductor segment adjacent to a 6 first region of a substrate; at least one crystalline epitaxial layer situated over said porous semiconductor segment and over said first region of said substrate; a first 7 8 semiconductor device situated in said at least one crystalline epitaxial layer over 9 said porous semiconductor segment; a second semiconductor device situated in said at least one crystalline epitaxial layer over said first region of said substrate but not 10 over said porous semiconductor segment; said first region of said substrate having a 11 first dielectric constant, and said porous semiconductor segment having a second 12 dielectric constant that is substantially less than said first dielectric constant such 13 14 that said porous semiconductor segment reduces signal leakage from said first 15 semiconductor device." See Exhibit 3.

16

Claim 2 of the '920 patent recites: "The semiconductor structure (b)17 of claim 1, wherein a second region of said substrate is situated under said porous semiconductor segment and under said first region of said substrate." Id. 18

Claim 5 of the '920 patent recites: "The semiconductor structure 19 (c) 20 of claim 1, wherein said first semiconductor device is a transistor utilized in a radio frequency (RF) switch." Id. 21

22 (d)Claim 8 of the '920 patent recites: "A semiconductor structure 23 comprising: a porous silicon segment adjacent to a first region of a bulk silicon 24 substrate; at least one crystalline epitaxial layer situated over said porous silicon 25 segment and over said first region of said bulk silicon substrate; a first transistor situated in said at least one crystalline epitaxial layer over said porous silicon 26 segment; a second transistor situated in said at least one crystalline epitaxial layer 27 28 over said first region of said bulk silicon substrate but not over said porous silicon

segment; an electrical isolation region separating said first and second transistors."
 Id.

3 (e) Claim 11 of the '920 patent recites: "The semiconductor
4 structure of claim 8, wherein said first transistor is utilized in a radio frequency
5 (RF) switch." *Id.*

Claim 14 of the '920 patent recites: "A semiconductor structure 6 (f) 7 comprising: a porous silicon segment adjacent to a bulk silicon substrate; at least one crystalline epitaxial layer having a first region situated over said porous silicon 8 segment; said at least one crystalline epitaxial layer having a second region situated 9 over said bulk silicon substrate but not over said porous silicon segment; an 10 electrical isolation region separating said first region of said at least one crystalline 11 epitaxial layer from said second region of said at least one crystalline epitaxial 12 layer." Id. 13

(g) Claim 16 of the '920 patent recites: "The semiconductor
structure of claim 14, wherein a first semiconductor device is situated in said first
region of said at least one crystalline epitaxial layer and a second semiconductor
device is situated in said second region of said at least one crystalline epitaxial
layer." *Id.*

(h) Claim 19 of the '920 patent recites: "The semiconductor
structure of claim 16, wherein said first semiconductor device is a first transistor
that is utilized in a radio frequency (RF) switch." *Id*.

47. The form and function of the semiconductor structures contemplated
by the '920 patent and recited in its claims were devised as part of the collaboration
with IQE, and which are based on IQE's proprietary porous silicon technology. For
example, in IQE's confidential 2018 Presentation and 2019 Presentation to Tower,
IQE presented examples of IQE's porous silicon technology, CMOS compatible
epitaxy on porous silicon, and applications for localized RF devices, including
diagrams and explanations of IQE's methodology and advantages over the

Knupp LLP 14177415.1

Mitchell Silberberg & competition, which are substantively similar to Tower's claims in the '920 patent. Indeed, in a correspondence between Richard Hammond of IQE and Edward



8

1

2

9 Preisler of Tower on November 7, 2018, Richard Hammond proposed a "[1]ocalized
10 porous demonstrator...to expose localized areas for subsequent thick porous silicon
11 formation...[i]nductors on selective porous regions." (Confidential Exhibit 9, Pg.
12 1.)

13 48. Furthermore, a stated goal of the '920 patent is to create semiconductor 14 dies with "reduced RF signal leakage, reduced need for numerous body contacts, 15 and increased heat dissipation at low cost." Exhibit 3. These include advantages 16 presented by IQE to Tower during at least one of the confidential meetings between 17 the parties. For example, their 2019 Presentation describes suppressing a "RF 18 fringing field" due to properties of the porous layer that had "[s]ignificantly 19 improved harmonics" and "[i]mproved cross talk compared to Trap-rich HR-Si." 20 (Confidential Exhibit 7, Pgs. 14-15.) Improved signal leakage was one of the 21 expected benefits from the collaboration.

49. IQE's inventors of the porous silicon technology continued to share
positive test results with Tower. The mutual NDA was still in place during these
conversations, as Tower and IQE were considering collaborations for other projects.

50. On December 4, 2019, Tower applied for a third patent related to
IQE's porous silicon technology—the '572 patent—naming David J. Howard as the
sole inventor. The '572 patent is attached as Exhibit 4 to this Complaint and is
incorporated by reference. The very next day, David Howard emailed IQE

employees, including Wayne Johnson, asking for further meetings and information
 and noting that David Howard had been "observing progress on porous Si
 discussions" on an ongoing basis.

- 51. The '572 patent sought to leverage porous silicon to "withstand
 thermal and mechanical stresses" and further misappropriated IQE's trade secrets in
 its claims. Exhibit 4. All claims of the '572 patent recite porous semiconductor
 technology developed by IQE. The entirety of the invention claimed in the '572
 patent was therefore derived from IQE's trade secrets conveyed to Tower during
 negotiations between the parties.
- 52. Specifically, at least claims 1, 2, 13, and 14 of the '572 patent claim
 proprietary trade secrets that IQE communicated to Tower and the named inventor:
- (a) For example, claim 1 of the '572 patent recites: "A
 semiconductor structure comprising: a semiconductor substrate; a porous
 semiconductor region within said semiconductor substrate, wherein said porous
 semiconductor region is not a dielectric material; a through-substrate via (TSV)
 within said porous semiconductor region; said porous semiconductor region causing
 said semiconductor structure and/or said TSV to withstand thermal and mechanical
 stresses." Exhibit 4.

(b) Claim 2 of the '572 patent recites: "The semiconductor structure
of claim 1, wherein said porous semiconductor region has a first coefficient of
thermal expansion (CTE) that is significantly greater than a second CTE of said
semiconductor substrate." *Id.*

(c) Claim 13 of the '572 patent recites: "A semiconductor structure
comprising: a semiconductor substrate; a porous semiconductor region within said
semiconductor substrate, wherein said porous semiconductor region is not a
dielectric material; a through-substrate via (TSV) at least partially within said
porous semiconductor region; said porous semiconductor region causing said
semiconductor structure to withstand thermal or mechanical stress." *Id.*

14177415.1

Mitchell Silberberg &

Knupp LLP

17 complaint (d) Claim 14 of the '572 patent recites: "The semiconductor
 structure of claim 13, wherein said porous semiconductor region has a first
 coefficient of thermal expansion (CTE) that is greater than a second CTE of said
 semiconductor substrate." *Id.*

53. The form and function of the semiconductor structures contemplated



12 by the '572 patent and recited in its claims are based on IQE's proprietary porous 13 silicon technology. For example, in IQE's confidential 2018 Presentation and 2019 14 Presentation to Tower, IQE presented examples of IQE's porous silicon technology, 15 CMOS compatible epitaxy on porous silicon, and applications for RF devices, 16 including diagrams and explanations of IQE's methodology and advantages over 17 the competition, which are substantively similar to Tower's claims in the '572 18 patent. Indeed, the 2018 Presentation stated "CMOS Fab compatible" and the 2019 19 Presentation stated "CMOS Processing Compatible." See Confidential Exhibit 6, 7. 20 Further, in a correspondence between Richard Hammond of IQE and Edward 21 Preisler and Paul D. Hurwitz of Tower on November 13, 2018 ("2018 Response"), 22 Richard Hammond discussed an "STI [shallow trench isolation] module...STI etch 23 will consume the 1450A body and penetrate into the porous region." (Confidential 24 Exhibit 9, Pg. 1.) 25

54. In addition, the MOU between the parties stated "[m]echanical strength is expected to be compromised Vs c-Si substrates, and the *large TCE mismatch* between c-Si [crystalline silicon] and p-Si [porous silicon] may limit thermal ramp

Mitchell Silberberg & Knupp LLP

26

27

28

5

6

7

8

9

10

rates...may need to improve mechanical parameters such as bow and warp." *See* Confidential Exhibit 11.

55. On August 12, 2021, Tower once again applied for a patent based on IQE's trade secrets disclosed during the negotiations with IQE—the '712 application. This application seeks to patent methods of forming semiconductor structures using porous silicon in RF devices using the concepts initially disclosed to Tower by IQE. A copy of the '712 application is attached to this Complaint as Exhibit 5 and is incorporated by reference.

9 56. All claims of the '712 application thus recite porous semiconductor
10 technology and methods developed by IQE. The entirety of the invention claimed in
11 the '712 application was derived from IQE's trade secrets conveyed to Tower
12 during negotiations between the parties.

57. Specifically, at least claims 14-19, 22-25, 27, 28, and 30-32 of the '712
application claim proprietary trade secrets that IQE communicated to Tower and the
named inventor:

For example, claim 14 of the '712 application recites: "A 16 (a) 17 method comprising: forming a crystalline epitaxial layer over a porous semiconductor layer, said porous semiconductor layer being situated over a 18 substrate; forming a first semiconductor device in said crystalline epitaxial layer; 19 20 said substrate having a first dielectric constant, and said porous semiconductor layer having a second dielectric constant that is substantially less than said first dielectric 21 22 constant such that said porous semiconductor layer reduces signal leakage from said first semiconductor device." See Exhibit 5. 23

(b) Claim 15 of the '712 application recites: "The method of claim
14, further comprising annealing said porous semiconductor layer prior to said
forming said crystalline epitaxial layer." *Id.*

Mitchell Silberberg & Knupp LLP

14177415.1

27

(c) Claim 19 of the '712 application recites: "The method of claim
 14, wherein said first semiconductor device is a transistor utilized in a radio
 frequency (RF) switch." *Id.*

(d) Claim 22 of the '712 application recites: "A method comprising:
forming at least one crystalline epitaxial layer over a porous silicon layer in a
semiconductor structure; forming first and second transistors and an electrical
isolation region separating said first and second transistors in said at least one
crystalline epitaxial layer." *Id.*

9 (e) Claim 23 of the '712 application recites: "The method of claim
10 22, further comprising forming said porous silicon layer over a bulk silicon
11 substrate prior to said forming said at least one crystalline epitaxial layer." *Id.*

(f) Claim 27 of the '712 application recites: "A method comprising:
forming a porous semiconductor layer over a substrate, said porous semiconductor
layer having a higher resistivity that said substrate; forming at least one crystalline
epitaxial layer over said porous semiconductor layer; forming a first semiconductor
device in said at least one crystalline epitaxial layer." *Id.*

(g) Claim 28 of the '712 application recites: "The method of claim
27, wherein said substrate comprises a first semiconductor material, and said porous
semiconductor layer comprises said first semiconductor material." *Id*.

(h) Claim 32 of the '712 application recites: "The method of claim
27, wherein said first semiconductor device is a transistor utilized in a radio
frequency (RF) switch." *Id.*

58. Similar to the '740 patent, the form and function of the semiconductor
structures and methods contemplated by the '712 application and recited in its
claims are identical to the porous semiconductor structures and methods which are
IQE's proprietary porous silicon technology. For example, in IQE's confidential
2018 Presentation and 2019 Presentation to Tower, IQE presented examples of
IQE's porous silicon technology, epitaxy on porous silicon, and applications for RF

Silberberg & Knupp LLP

Mitchell

20 complaint

devices, including diagrams and explanations of IQE's methodology and 1 advantages over the competition, which are substantively similar to Tower's claims 2 **IQE** Solution Porous Silicon 3 4 Group IV ep Si вох 5 **150** μm Porous Si Si Substrate Si Substrate 6 Confidential Exhibit 7, Pg. 14 Confidential Exhibit 6, Pg. 9 Confidential Exhibit 7, Pg. 11 7 8 in the '712 application. Indeed, the 2019 Presentation stated "[p]orous Si for RF 9 Switches...[s]ignificantly improved harmonics...[n]o change in device 10 architecture." (Confidential Exhibit 7, Pg. 14.) 11 In addition, the 2019 Presentation stated IQE's porous silicon 59. 12 technology was "CMOS Processing Compatible" and that there was "[n]o 13 degradation with *annealing*." (Confidential Exhibit 7, Pg. 16 (emphasis added).) 14 Moreover, in the 2018 Response, Richard Hammond of IQE stated "[t]he wafers 15 that we provide will have undergone a *pre-epi flash off* [anneal] in excess of 16 1100C." (Confidential Exhibit 9, Pg. 1 (emphasis added).) 17 IQE was unaware of Tower's conduct until the patent applications 60. 18 were published. Tower never informed IQE that it filed these patent applications. 19 Three of the patent applications were published on the same day April 15, 2021, 20 and the remaining application, the '712 application, was published on December 2, 21 2021. IQE only found out about Tower's actions upon seeing these published 22 applications. 23 61. Tower sought to secure an advantageous market system by entering 24 into an exclusive contract with IQE, in order to benefit from IQE's trade secrets. 25 Indeed, Tower insisted on exclusivity as essential to any supplier agreement with 26 IQE. IQE's refusal to agree to that exclusivity contributed to the breakdown of the 27 negotiations. See Confidential Exhibit 10.

Mitchell Silberberg & Knupp LLP

62. Had Tower been the true inventor of the technology now claimed in its
 patents and application, it would not have needed exclusivity through contract.
 There is no reason to insist on contractual exclusivity where exclusive rights are
 secured through patents. Tower's behavior confirms that it did not believe itself to
 have exclusive rights to IQE's porous silicon technology.

6 63. Having been denied an exclusive deal with IQE, Tower now seeks to
7 gain by deception what it could not gain through negotiation and contractual
8 agreement. By using patent rights to gain exclusive rights to IQE's trade secrets,
9 Tower looks to force IQE's hand, compelling it to deal with Tower—and Tower
10 alone—in order to practice its own technology.

64. Since learning of Tower's patents directed to IQE's porous silicon
technology, and thus Tower's misconduct, IQE has diligently pursued its legal
interests, including by filing this Complaint.

14

15

<u>COUNT I</u>

Violation of the Defend Trade Secrets Act (18 U.S.C. § 1836 et seq.)

16 65. IQE incorporates by reference each and every allegation contained in
17 paragraphs 1–64 above as if fully set forth herein.

66. Between October 2018 and February 2020, IQE and Tower were
engaged in negotiations surrounding a potential collaboration between the two
companies in which Tower repeatedly sought exclusive access to IQE's trade
secrets including, but not limited to, the following: manufacture and use of porous
silicon wafers, III-V materials on silicon-germanium alloys, rare earth material
filters, and advanced III-V power devices.

24 67. During these negotiations, IQE provided Tower with information
25 pertaining to a number of IQE trade secrets in the form of presentations,
26 experimental data, and detailed descriptions of the composition of IQE's wafers.

Mitchell Silberberg & Knupp LLP 27

68. On October 9, 2019, October 10, 2019, and December 4, 2019, while
 negotiations with IQE were still ongoing, Tower applied for the '740, '920, and
 '572 patents.

4 69. On August 12, 2021, Tower filed for another patent: the '712
5 application.

70. These patents and patent application all claim a "semiconductor
structure comprising: . . . porous silicon," and recite in their specifications and
claims proprietary trade secrets that Tower had obtained from the negotiations with
IQE and under a duty of confidentiality.

10 71. This disclosure and use of IQE's trade secrets amounts to
11 misappropriation under 18 U.S.C. § 1836(b)(1).

12 72. IQE took great care to safeguard its trade secrets, only disclosing them
13 to IQE personnel and as needed for its legitimate business interests. Materials
14 containing trade secrets were marked as confidential and kept secret. When
15 disclosed to Tower, IQE took care to ensure they were only disclosed under a strict
16 NDA. Moreover, IQE repeatedly reminded Tower of the receiver's obligation of
17 confidentiality.

18 73. Tower has copied IQE's valuable trade secrets, incorporated them into
19 Tower's patents and patent application, is using them, and intends to continue using
20 them to further its business interests and to damage IQE's market standing.

74. IQE did not authorize or consent to Tower or anyone else using its
trade secrets. IQE's disclosure of the protected information was strictly confidential
and subject to an NDA. Tower was aware that it had received IQE's trade secrets
and made clear that it understood that it was under an obligation not to disclose
those secrets or appropriate the information therein for its own benefit.

26 75. Prior to the acts complained of herein, IQE's trade secrets had, and
27 continue to have, independent economic value deriving from the fact that such
28 information is not readily ascertainable through proper means nor known to IQE's

competitors, their customers, or the public at large who could obtain economic
 value from their use or disclosure.

76. Tower has used IQE's trade secrets to obtain patents on IQE's
technology, including the '740, '920, and '572 patents, and the '712 application.
This misappropriation has destroyed the secrecy of this information. Any
enforcement of Tower's ill-gotten patents will prevent IQE from freely practicing
its own technology. The existence of the patents themselves has an immediate and
ongoing pronounced chilling effect on IQE's ability to market its technology to
other customers.

10 77. The applications that issued as the '740, '920, and the '572 patents
11 were published on April 15, 2021. The '712 application was published on
12 December 2, 2021.

13 78. IQE discovered these patent applications, and thus discovered Tower's
14 misappropriation of IQE's trade secrets, on February 14, 2022, as part of its routine
15 diligence. IQE has brought this action within the three-year period prescribed by 18
16 U.S.C. § 1836(d), and its claims are not time barred.

17 79. As a direct and proximate result of Tower's misappropriation and use18 of IQE's trade secrets, IQE has suffered irreparable harm subject to proof at trial.

19 80. In addition to said damages, Tower has been unjustly enriched by its20 misappropriation and use of IQE's trade secrets.

81. Tower's misappropriation of IQE's trade secrets was willful and
malicious, so as to justify an award of additional punitive damages pursuant to 18
U.S.C. § 1836(b)(3)(C), in a sum sufficient to punish Tower and deter others from
engaging in similar misconduct.

82. Because the misappropriation by Tower was willful and malicious,
IQE is also entitled to an award of reasonable attorney's fees and costs incurred
during litigation pursuant to 18 U.S.C. § 1836 (b)(3)(D).

Mitchell Silberberg & Knupp LLP

28

14177415.1

83. IQE is further entitled to an order enjoining Tower from further using
 IQE's trade secrets to unfairly compete with IQE, and to an order further
 compelling Tower to turn over to IQE all copies of IQE's trade secrets in their
 possession, custody, or control.

COUNT II:

Violation of California Trade Secrets Act (Cal. Civ. Code § 3246 et seq.)

7 84. IQE incorporates by reference each and every allegation contained in
8 paragraphs 1–83 above as if fully set forth herein.

85. Between October 2018 and February 2020, IQE and Tower were
engaged in negotiations surrounding a potential collaboration between the two
companies in which Tower repeatedly sought exclusive access to IQE's trade
secrets including, but not limited to, the following: manufacture and use of porous
silicon wafers, III-V materials on silicon-germanium alloys, rare earth metal filters,
and advanced III-V power devices.

86. During these negotiations, IQE provided Tower with information
pertaining to a number of IQE trade secrets in the form of presentations,

17 experimental data, and detailed technical description of the composition of IQE's18 wafers.

19 87. On October 9, 2019, October 10, 2019, and December 4, 2019, while
20 negotiations with IQE were still ongoing, Tower applied for '740, '920, and '572
21 patents.

88. On August 12, 2021, Tower filed for another patent: the '712application.

89. These patents and patent application all claimed a "semiconductor
structure comprising: . . . porous silicon," and recite in their specifications and
claims proprietary trade secrets that Tower obtained from the negotiations with IQE
and under a duty of confidentiality.

Mitchell Silberberg & Knupp LLP

28

5

6

25 COMPLAINT

90. 1 This disclosure and use of IQE's trade secrets amounts to misappropriation under Cal. Civ. Code § 3426.1(b). 2

91. 3 IQE took great care to safeguard its trade secrets, only disclosing them to IQE personnel and as needed for its legitimate business interests. Materials 4 5 containing trade secrets were marked as confidential and kept secret. When 6 disclosed to Tower, IQE took care to ensure they were only disclosed under a strict NDA. Moreover, IQE repeatedly reminded Tower of the receiver's obligation of 7 8 confidentiality.

9 92. Tower has copied IQE's trade secrets, incorporated them into Tower's patents and patent application, is using them, and intends to continue using them to 10 further their business interests and to damage IQE's market standing. 11

12

IQE did not authorize or consent to Tower or anyone else using its 93. trade secrets. IQE's disclosure of the protected information was strictly confidential 13 14 and subject to an NDA. Tower understood that it had received IQE's trade secrets 15 and understood that it was under an obligation not to disclose those secrets or appropriate the information therein for its own benefit. 16

17 94. Prior to the acts complained of herein, IQE's trade secrets had, and continue to have, independent economic value deriving from the fact that such 18 19 information is not readily ascertainable through proper means nor known to IQE's 20 competitors, their customers, or the public at large who could obtain economic value from their use or disclosure. 21

95. 22 Tower has used IQE's trade secrets in the patenting of the subject matter claimed in the '740, '920, and '572 patents, and the '712 application. The 23 result of this misappropriation is to prevent IQE from practicing its own technology 24 25 independently of Tower.

IQE discovered Tower's misappropriation of IQE's trade secrets in 96. 26 2022, shortly after Defendant's patent applications were published in April and 27 28

December of 2021. IQE has brought this action within the three-year period
 prescribed by Cal. Civ. Code § 3426.6, and its claims are not time barred.

97. As a direct and proximate result of Tower's misappropriation and use
of IQE's trade secrets, IQE has suffered irreparable damages in an amount
exceeding the minimum jurisdictional limits of this Court and subject to proof at
trial.

98. In addition to said damages, Tower has been unjustly enriched by the
misappropriation and use of IQE's trade secrets.

9 99. Tower's misappropriation of IQE's trade secrets was willful and
10 malicious, so as to justify an award of additional exemplary damages pursuant to
11 Cal. Civ. Code § 3426.3(c), in a sum sufficient to punish Tower and deter other
12 from engaging in similar misconduct.

13 100. Because the misappropriation by Tower was willful and malicious,
14 IQE is also entitled to an award of reasonable attorney's fees and costs incurred
15 during litigation pursuant to Cal. Civ. Code § 3426.4.

101. IQE is further entitled to an order enjoining Tower from further using
IQE's trade secrets to unfairly compete with IQE, and to an order further
compelling Tower to turn over to IQE all copies of IQE's trade secrets in their
possession, custody, or control.

<u>COUNT III:</u>

Correction of Inventorship (35 U.S.C. § 256)

102. IQE incorporates by reference each and every allegation contained in
paragraphs 1–101 above as if fully set forth herein.

24 103. Since beginning negotiations with IQE, Tower has applied for 4
25 patents relating to porous silicon semiconductors: the '740, '920, and '572 patents
26 and the '712 application.

Mitchell Silberberg & Knupp LLP 20

21

27

28

104. Claims 1 and 8 of the '740 patent are representative.

27

14177415.1

Claim 1 recites: "A semiconductor structure comprising: a 1 (a) 2 substrate having a first dielectric constant; a porous semiconductor layer situated 3 over said substrate; at least one crystalline epitaxial layer situated directly on said porous semiconductor layer; a first semiconductor device situated in said at least 4 one crystalline epitaxial layer; said porous semiconductor layer having a second 5 dielectric constant that is substantially less than said first dielectric constant such 6 that said porous semiconductor layer reduces signal leakage from said first 7 8 semiconductor device." See Exhibit 2.

9 (b) Claim 8 recites: "A semiconductor structure comprising: a
10 porous silicon layer; at least one crystalline epitaxial layer situated directly on said
11 porous silicon layer; first and second transistors situated in said at least one
12 crystalline epitaxial layer; an electrical isolation region separating said first and
13 second transistors." *Id.*

14 105. These claims encompass the proprietary porous silicon and crystalline
15 epitaxial layer technologies that were disclosed to Tower through the specific
16 named inventors on the patents and patent application in question, who are its
17 agents. These named inventors are Paul D. Hurwitz, Edward Preisler, David
18 Howard, and Marco Racanelli.

19 106. Throughout their negotiations, Tower repeatedly and explicitly showed
20 particular interest in obtaining exclusive access to RF applications of IQE's porous
21 silicon and crystalline epitaxial wafers, products that Tower did not manufacture.
22 Specifically, Tower wanted exclusivity for porous RF switches (the subject matter
23 later claimed in the '740 patent and '712 application) and localized patterning of
24 porous regions (the subject matter later claimed in the '920 patent).

25 107. During the period in which Tower was applying for the patents and
26 immediately preceding this timeframe, in response to Tower's requests and in good
27 faith, IQE provided the named inventors with technical information, experimental

Mitchell Silberberg & Knupp LLP

data, explanations of various features of the technology, as well as answered 1 2 questions from the named inventors.

3 108. Richard Hammond, Rodney Pelzel, and Andrew Clark have each been 4 employees of IQE since 2016 or earlier and had previously assigned all right and 5 title to their inventions and work to IQE.

6

109. Tower's sudden patenting of the same technology they were 7 attempting to negotiate an exclusive access deal for was not independent of Richard 8 Hammond, Rodney Pelzel, and Andrew Clark's work, as the patents were derived from the information provided to them by Richard Hammond, Rodney Pelzel, and 9 Andrew Clark through the open line of communication by which the parties 10 discussed their ongoing business relationship. 11

110. On information and belief, Tower did not and does not have any 12 independent research capabilities regarding porous Si technology and was not 13 14 aware of the technical features of IQE's porous Si products and processes until that 15 information was communicated to Tower through its NDA-protected meetings with 16 IQE.

17 111. IQE's contributions to the '740, '920, and '572 patents, and '712 application amounted to the entire conception and reduction to practice of the 18 19 inventions in question, including an epitaxial layer on porous silicon and 20 incorporating a semiconductor device in the epitaxial layer. IQE provided the named inventors with far more than well-known principles, nor did Richard 21 22 Hammond, Rodney Pelzel, and Andrew Clark merely explain the state of the art. When measured against the full inventions, Richard Hammond, Rodney Pelzel, and 23 24 Andrew Clark's work contributed substantially to both the conception and reduction 25 to practice of the inventions claimed in all three patents and the patent application. 112. Neither Richard Hammond, Rodney Pelzel, or Andrew Clark, nor any 26

Mitchell Silberberg & Knupp LLP

27 other member of IQE is listed on any of the patents or patent applications as an 28 inventor. Furthermore, the patents are solely assigned to Newport Fab, LLC.

113. The first of these patents was applied for on October 9, 2019, and was
 published on April 15, 2021. Before April 2021, there was no reasonable diligence
 which could have uncovered Tower's wrongdoing, thus April 2021 should be
 considered the date of discovery.

5 114. Thus this action has been brought before six years have passed since
6 IQE knew or reasonably should have known of Tower's wrongdoing, and Tower is
7 not entitled to a presumption of laches.

8 115. IQE's and IQE's employees' absence from the patents in question was
9 not due to any deceptive intent on the part of IQE or its employees.

10 116. Due to the substantial contributions by Richard Hammond, Rodney
 11 Pelzel, and Andrew Clark upon which Paul Hurwitz, Edward Preisler, David
 12 Howard, and Marco Racanelli depended, IQE is entitled to a correction of
 13 inventorship to include (1) add Richard Hammond, Rodney Pelzel, and Andrew
 14 Clark and (2) remove the currently named inventors.

15 117. Further, IQE is entitled to injunctive relief in the form of an order for
16 Tower to cease and desist from practicing the patents in question, and from further
17 use of the misappropriated trade secrets when pursuing patents in the future.

COUNT IV:

Breach of Contract

20 118. IQE incorporates by reference each and every allegation contained in
21 paragraphs 1–117 above as if fully set forth herein.

119. Among other agreements, IQE signed a mutually binding NonDisclosure Agreement effective November 12, 2015, with Tower, which also bound
its affiliates such as Newport Fab, LLC (then Jazz Semiconductor Inc). *See* Exhibit
1.

120. This NDA imposed a duty on both parties to protect any "Confidential
Information" which is defined in the NDA to include "all information, documents,
data, reports, interpretations, forecast, analyses, compilations, studies, ideas,

14177415.1

18

inventions (whether or not patentable), trade secrets and works of authorship,
 proprietary information, or records of or concerning the disclosing party or its
 affiliates, provided by the Disclosing Party to the receiving party," for a period of at
 least five years from the date of disclosure. *Id*.
 121. During their negotiations, and beginning on November 6, 2018, IQE

6 disclosed Confidential Information relating to their trade secrets and to their porous7 silicon wafers in particular.

8 122. By using and disclosing this information to pursue a patent on porous
9 silicon semiconductors, Tower breached its contractual duty with IQE.

10 123. Therefore, IQE is entitled to damages and injunctive relief due to11 Tower's breach of the NDA.

12

13 14

Violation of California Unfair Competition Law (Cal. Bus. And Professions

COUNT V:

<u>Code § 17200)</u>

15 124. IQE incorporates by reference each and every allegation contained in
16 paragraphs 1–123 above as if fully set forth herein.

17 125. On a date that is currently unknown, but while the negotiations with
18 IQE were still ongoing, Tower began a course of conduct consisting of actions of
19 unfair competition as defined by California Business and Professions Code §
20 17200, by engaging in the practices herein described, including filing multiple
21 patent applications with the USPTO disclosing and claiming IQE's trade secret and
22 proprietary technology.

126. Tower's acts violate the California Business and Professions Code §

17200 in that Tower misappropriated and misused IQE's proprietary information

and intellectual property, fraudulently negotiated with IQE to gain access to their

trade secrets, and used IQE's proprietary information for their own benefit and

28

without the consent of IQE.

Mitchell Silberberg & Knupp LLP

> 31 COMPLAINT

1 127. The harm to IQE, IQE's customers, and the public at large outweighs
 2 any potential utility of Tower's conduct.

128. Tower's actions herein described constitute unlawful, unfair, and
fraudulent business practices within the meaning of California Business Code §
17200, which pose a threat, and will continue to pose a threat to IQE and to IQE's
customers.

7 129. As a direct result of the aforementioned acts, IQE is entitled to
8 injunctive relief as may be necessary to prevent the use or employment of said
9 unfair business practices, and an order of restitution compelling Tower to disgorge
10 the profits which resulted from their wrongdoing.

11

12

Intentional Interference with Prospective Economic Advantage

COUNT VI:

13 130. IQE incorporates by reference each and every allegation contained in
14 paragraphs 1–129 above as if fully set forth herein.

15 131. IQE has developed numerous business and contractual relationships
with existing and potential customers, based on their ability to provide unique and
custom semiconductor solutions by using their proprietary systems and technology.
These relationships carried with them the probability of future economic benefit to
IQE.

132. Tower has, and at all relevant times herein alleged had, knowledge of
the existence of IQE's business and contractual relations. Indeed, a sticking point of
negotiations between IQE and Tower is that IQE planned and worked to continue to
solicit these potential customers and thus rejected Tower's request for an exclusive
arrangement.

133. In the past, Tower sought to secure an advantageous market system by
entering into an exclusive contract with IQE, in order to benefit from IQE's trade
secrets. Indeed, Tower insisted on exclusivity as essential to any supplier
agreement.

Mitchell Silberberg & Knupp LLP

32 COMPLAINT

1 134. Had Tower been the true inventor of the technology now claimed in its
 2 patents, it would not have needed exclusivity through contract. There is no reason to
 3 insist on contractual exclusivity where exclusive rights are secured through patents.
 4 Tower's behavior confirms that it did not believe itself to have exclusive rights to
 5 IQE's porous silicon technology.

6 135. Having been denied an exclusive deal with IQE, Tower now seeks to
7 gain by deception what it could not gain through negotiation. By using patent rights
8 to gain exclusive rights to IQE's trade secrets, Tower looks to force IQE's hand,
9 compelling it to deal with Tower—and Tower alone—in order to practice its own
10 technology.

11 136. Furthermore, a core of IQE's business is the development of unique
and custom semiconductor solutions for customers. For that reason, customers not
only engage IQE based on their current portfolio of solutions but also on the basis
of prospective technologies that IQE can develop. The existence of these patents
disrupts IQE's ability to innovate compound semiconductors integrating porous
silicon, and other prospective solutions that use porous silicon and crystalline
epitaxy, substantially disrupting IQE's market position and trajectory.

18 137. Beyond the patents and patent application in question, the unlawful
19 disclosures of IQE's trade secrets alone disrupts IQE's business relations with
20 current and prospective customers by enabling others to compete with IQE using
21 the trade secret information disclosed in the patents to replicate IQE's products.
22 Additionally, the threat of enforcement of Tower's patents against IQE or its
23 customers undermines IQE's ability to freely offer its technology in the
24 marketplace.

138. As a proximate result of Tower's interference with IQE's prospective
economic advantage, IQE's customer relationships have been disrupted. IQE's
ability to compete in the marketplace for porous silicon has been damaged. IQE is

Mitchell Silberberg & Knupp LLP

entitled to recover compensatory damages in an amount exceeding the minimum
 jurisdictional limit of this Court and subject to proof at trial.

139. Tower's acts were willful and malicious insofar as Defendants
committed such acts with the intent to injure IQE's business, and to increase their
own profits with conscious disregard for IQE's rights, thereby warranting an award
of punitive damages in an amount sufficient to punish Tower and deter others from
engaging in similar misconduct.

COUNT VII:

Negligent Interference with Prospective Economic Advantage

10 140. IQE incorporates by reference each and every allegation contained in
11 paragraphs 1–139 above as if fully set forth herein.

12 141. In engaging in the conduct and actions described herein, Tower also
13 negligently interfered with IQE's existing business relationships with customers and
14 undermined or interfered with the acquisition of new customers, all of which carried
15 the probability of future economic benefit to IQE.

16 142. As a proximate result of the wrongful acts herein alleged, IQE has
17 been damaged in an amount exceeding the minimum jurisdictional limit of this
18 Court and subject to proof at trial.

19

20

21

22

23

8

9

PRAYER FOR RELIEF

WHEREFORE, IQE prays for judgment against Tower as follows:
1. For injunctive relief in the form of a correction of inventorship of the
U.S. Patent Nos. 11,164,740, 11,195,920, and 11,145,572 and U.S. Patent
Application 17/400,712;

24

2. For compensatory damages in a sum according to proof;

3. For the statutory remedies specified in the Defend Trade Secrets Act
and the California Uniform Trade Secrets Act, including the recovery of an amount
equal to Tower's unjust enrichment and any reasonable royalties the Court deems
necessary and appropriate;

	1	4.	For punitive dama	ges in a sum according to proof;		
	2	2 5. For the contractual damages for breach of the parties' NDA;				
	3	6.	6. For an award of attorney's fees as permitted under the Defend Trade			
	4	4 Secrets Act and the California Uniform Trade Secrets Act;				
	5	7.	. For interest at the legal rate;			
	6	8.	For an order enjoining Tower and their agents, servants, employees,			
	7	employers, and all persons acting under, in concert with, of or for them from furthe				
	8	8 using or soliciting customers based on their wrongful possession of IQE's trade				
	9	secrets;				
	10	0 9. For an order declaring that Tower and their agents, servants,				
	11	employees, employers, and all persons acting under, in concert with, of or for them,				
	12	are preliminarily and permanently enjoined from acts constituting a violation of the				
	13	3 Defend Trade Secrets Act, the California Uniform Trade Secrets Act, and the				
	14	4 California Unfair Competition Statute, including the misappropriation of trade				
	15	5 secrets, pursuant to 18 U.S.C § 1836(b)(3)(A), CA Civ. Code § 3246.5, and the				
	16	equitable powers of the Court;				
	17	10.	For the costs incurred in this action; and			
	18	11.	For such other and	or such other and further relief as the Court deems just and proper.		
	19 20	Dated: Ap	ril 27, 2022	/s/ Karin G. Pagnanelli Karin G. Pagnanelli (SBN 174763)		
	20			Mitchell Silberberg & Knupp LLP		
	21			Los Angeles, CA 90067 Telephone: (310) 312 3746		
	23			Facsimile: (310) 312-3100		
	24			Michael Joffre (<i>pro hac vice pending</i>)		
	25			Sterne, Kessler, Goldstein & Fox, P.L.L.C.		
	26			Washington, DC 20005 Telephone: (202) 371-2600		
	27	Facsimile: (202) 371-2540				
Mitchell Silberberg & Knupp LLP	28					
14177415 1				35		
141//413.1		COMPLAINT				

	1	JURY DEMAND					
	2	IQE demands a trial by jury on all matters alleged herein in accordance with					
	3	 the Seventh Amendment to the U.S. Constitution and Rule 38(b) of the Federal Rules for Civil Procedure. 					
	4						
	5	Dated: April 27, 2022 /s/	/s/ Karin G. Pagnanelli Karin G. Pagnanelli (SBN 174763)				
	6		kgp@msk.com Mitchell Silberberg & Knunn I I P				
	7)49 Century Park East, 18th Floor				
	8		Telephone: (310) 312-3746 Facsimile: (310) 312-3100 Michael Joffre (<i>pro hac vice pending</i>)				
	9	M					
	10	m	mjoffre@sternekessler.com Sterne, Kessler, Goldstein & Fox, P.L.L.C. 1100 New York Avenue, NW Washington, DC 20005 Telephone: (202) 371-2600 Facsimile: (202) 371-2540				
	11						
	12						
	13						
	14						
	15						
	16						
	17						
	18						
	19						
	20						
	21						
	22						
	23						
	24						
	23 26						
	20 27						
Mitchell Silberberg &	∠1 28						
Knupp LLP	20		36				
14177415.1		COMPLAINT					
Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 37 of 130 Page ID #:208

Exhibit 1





Non-Disclosure Agreement

Effective Date: 11th November 12, 2015.

In order to protect certain confidential information, Tower Semiconductor Ltd. whose principal address is Ramat Gavriel Industrial Park, P.O. Box 619 Migdal Haemek 23105, Israel and its affiliates, including Jazz Semiconductor, Inc. whose principal address is 4321 Jamboree Road, Newport Beach, CA 92660, USA and TowerJazz Panasonic Semiconductor Co., Ltd. whose principal address is 800 Higashiyama, Uozu City, Toyama 937-8585, Japan (collectively, "TowerJazz") as one party, and IQE pIC, whose principal address is Pascal Close, St Mellons, Cardiff, Wales, UK CF3 0LW. (the "Customer") as the other party, hereby enter into this Non-Disclosure Agreement ("Agreement") and agree that:

1. "Confidential Information" (also referred to as "CI") means all information, documents, data, reports, interpretations, forecasts, analyses, compilations, studies, ideas, inventions (whether or not patentable), trade secrets and works of authorship, proprietary information, or records of or concerning the disclosing party or its affiliates (the "Disclosing Party"), provided by the Disclosing Party to the receiving party (the "Recipient"), as well as all information in tangible form that bears a "confidential," "proprietary," "secret," or similar legend, and discussions relating to that information whether those discussions occur prior to, concurrent with, or following disclosure of the information. The Disclosing Party shall make reasonable efforts to mark its Confidential Information in tangible form with any of the aforementioned legends prior to disclosure. However, the Disclosing Party's information in tangible form that does not bear any of these legends, and discussions relating to that information, shall nevertheless be protected hereunder as Confidential Information, if the Recipient knew, or should have reasonably known under the circumstances, that the information is confidential or if such information had been communicated in confidence. Confidential Information shall also include, without limitation, all information obtained by Recipient from any website hosted by or on behalf of the Disclosing Party that is not accessible to the general public but is accessible via a password and user name.

 The Recipient shall not disclose CI to any third party (except as provided herein below) and shall make use of CI only for wafer manufacturing at TowerJazz, including related processes and services (the "Purpose").

3. The Recipient's duties hereunder expire 5 years from the date of disclosure. However, subject to section 5 below, the confidentiality obligation to protect TowerJazz's design kits (including design rules, EDA and PDK documentations and run sets) shall not expire.

4. Recipient shall protect the disclosed CI from any unauthorized use, dissemination or publication using the same degree of care Recipient uses to protect its own information of a like nature and sensitivity, but no less than a reasonable degree of care. Recipient will not disclose any of the Disclosing Party's CI, except to its employees, bankers, accountants, attorneys, consultants or subcontractors who have a need to know for the Purpose and who agree to abide by nondisclosure terms at least as comprehensive as those set forth herein.

5. This Agreement imposes no obligation upon Recipient to the extent any Cl (a) was rightfully in Recipient's possession before receipt thereof under this Agreement; (b) is generally available to the public at the time of disclosure or becomes public knowledge through no fault of Recipient; (c) is rightfully received by Recipient from a third party without a duty of confidentiality; or (d) was independently developed by Recipient without use of the Confidential Information received from the Disclosing Party, as evidenced in writing. Recipient may disclose Cl to the extent required by any law, regulation or other applicable judicial or governmental order. Unless legally prohibited, Recipient will timely notify the Disclosing Party of such disclosure requirement in advance of the required disclosure so as to allow the Disclosing Party the opportunity to oppose or limit such disclosure.

 Each Disclosing Party warrants that it has the right to make the disclosures made under this Agreement. NO OTHER WARRANTIES ARE MADE BY EITHER PARTY UNDER THIS AGREEMENT. ANY INFORMATION EXCHANGED UNDER THIS AGREEMENT IS PROVIDED "AS IS".

Page 1

Neither party acquires any intellectual property rights under this Agreement. The CI of Disclosing Party shall remain the property of the Disclosing Party, and shall be returned to the Disclosing Party promptly upon written request, or destroyed at the Disclosing Party's option. Recipient agrees to promptly provide written confirmation to Disclosing Party of its compliance with any such request.

This Agreement imposes no obligations on either party to purchase, sell, license, transfer or otherwise dispose of any technology, 8. service or products or enter into any other business relationship with the other party.

The Recipient acknowledges its obligations to control access to technical data under the U.S. Export Administration laws and 9. regulations and/or other applicable local regulations and agrees to adhere to such laws and regulations with regard to any CI received under this Agreement. Recipient will not export outside the United States, if a United States company or citizen, or re-export, if a foreign company or citizen, except as permitted by said laws and regulations.

CUSTOMER HEREBY DECLARES THAT THE CONFIDENTIAL INFORMATION (CHECK ONE):

X Is not intended to design product(s) for use with, derived from, or developed specifically for a military application or any radiation hardened or space application, or for use in any such item.

Is intended to design product(s) for use with, derived from, or developed specifically for military application or any radiation hardened or space application, or for use in any such item.

It is understood and agreed that the unauthorized use or disclosure of any CI may cause irreparable harm to the Disclosing Party. 10. Accordingly, Recipient agrees that the Disclosing Party will have the right to seek an immediate injunction against any breach or threatened breach of this Agreement without the need for proof of actual damages, as well as the right to pursue any and all other rights and remedies available at law or in equity for such a breach.

No failure or delay in exercising any right, power or privilege hereunder shall operate as a waiver thereof, nor shall any single or partial 11. exercise thereof preclude any future exercise thereof or any exercise thereof under applicable law or in equity. This Agreement is the entire and only agreement between the parties hereto with respect to its subject matter, and supersedes all prior and contemporaneous understandings, discussions and agreements with respect to such subject matter. All additions or modifications to this Agreement must be made in writing and agreed to by both parties. This Agreement may be executed in counterparts. This Agreement may not be assigned by either party without the other party's prior written consent.

This Agreement, as well as any disputes arising out of or relating to this Agreement, shall be interpreted under and governed by the laws of the State of California. Any disputes arising out of or relating to this Agreement and not resolved by the parties themselves shall be commenced solely in the federal or state courts located within the State of California. In such event, each party irrevocably agrees to submit to the personal jurisdiction of such courts and irrevocably waives any objection to such venue. The parties agree that the State of California has a reasonable relationship to the subject matter of this Agreement and that there is a reasonable basis for the selections of governing law and venue set forth above.

TowerJazz.

Signature:

Title: ZMIKA Luvie

GM TOPS

Company: IQE plc.

And Nelsen Signature:

Exhibit 1 Page 39

By: Drew Nelson Title: President /CEO.

Page 2

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 40 of 130 Page ID #:211

Exhibit 2

Case 8:22-cv-00867-CJC-KES Document 13



US011164740B2

(12) United States Patent

Hurwitz et al.

(54) SEMICONDUCTOR STRUCTURE HAVING POROUS SEMICONDUCTOR LAYER FOR RF DEVICES

- (71) Applicant: Newport Fab, LLC, Newport Beach, CA (US)
- (72) Inventors: Paul D. Hurwitz, Irvine, CA (US); Edward Preisler, San Clemente, CA (US); David J. Howard, Irvine, CA (US); Marco Racanelli, Santa Ana, CA (US)
- (73) Assignee: Newport Fab, LLC, Newport Beach, CA (US)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 16/597,779
- (22) Filed: Oct. 9, 2019

(65) Prior Publication Data

US 2021/0111019 A1 Apr. 15, 2021

(51) Int. Cl.

H01L 21/02	(2006.01)
H01L 29/04	(2006.01)
H01L 29/08	(2006.01)
H01L 23/66	(2006.01)
H03K 17/687	(2006.01)
H01L 21/762	(2006.01)

- U.S. Cl.
 CPC ... H01L 21/02203 (2013.01); H01L 21/76294
 (2012.01) H01L 23/62 (2012.01) H01L 20/04
- (2013.01); H01L 23/66 (2013.01); H01L 29/04 (2013.01); H01L 29/0843 (2013.01); H03K 17/687 (2013.01); H01L 2223/6677 (2013.01) (58) Field of Classification Search
- CPC H01L 21/02203; H01L 21/76294; H01L

(10) Patent No.: US 11,164,740 B2

(45) Date of Patent: Nov. 2, 2021

29/04; H01L 29/0843; H01L 23/66; H01L 17/687; H01L 27/687; H01L 2223/6677; H01L 21/02; H01L 29/08; H01L 21/762; H03K 17/687

(56) References Cited

U.S. PATENT DOCUMENTS

6,376,285	B1*	4/2002	Joyner H01L 21/3167
			438/149
7,420,201	B2 *	9/2008	Langdo H01L 21/28518
			257/18
7,777,250	B2	8/2010	Lochtefeld
9,385,023	B1*	7/2016	Cheng H01L 29/7855
10,643,927	BI	5/2020	Shank et al.
2002/0175378	Al	11/2002	Choe et al.
2004/0108552	A1	6/2004	Azuma et al.
2004/0132267	A1	7/2004	Sadana et al.
2007/0108513	A1*	5/2007	Rub H01L 29/7804
			257/320

(Continued)

Primary Examiner — Alexander O Williams (74) Attorney, Agent, or Firm — Farjami & Farjami LLP

(57) ABSTRACT

A semiconductor structure includes a substrate having a first dielectric constant, a porous semiconductor layer situated over the substrate, and a crystalline epitaxial layer situated over the porous semiconductor layer. A first semiconductor device is situated in the crystalline epitaxial layer. The porous semiconductor layer has a second dielectric constant that is substantially less than the first dielectric constant such that the porous semiconductor layer reduces signal leakage from the first semiconductor device. The semiconductor structure can include a second semiconductor device situated in the crystalline epitaxial layer, and an electrical isolation region separating the first and second semiconductor devices.

20 Claims, 8 Drawing Sheets



Page 2

(56) References Cited

U.S. PATENT DOCUMENTS

2008/0034335	Al*	2/2008	Cheng H01L 29/66772
			257/506
2009/0212341	Al*	8/2009	Cheng H01L 27/10802
			257/316
2010/0203711	Al	8/2010	Wang et al.
2013/0167915	Al	7/2013	Moslehi et al.
2013/0171767	Al	7/2013	Moslehi et al.
2013/0249047	Al	9/2013	Hung et al.
2013/0279137	Al	10/2013	Gardner et al.
2013/0288418	Al	10/2013	Wang et al.
2014/0061757	A1*	3/2014	Kim H01L 29/66833
			257/316
2014/0264630	A1	9/2014	Huang et al.
2015/0021698	A1*	1/2015	Ando H01L 27/0886
			257/368
2015/0137388	Al	5/2015	Kim et al.
2015/0262911	AI	9/2015	Chen et al.
2016/0336428	A1*	11/2016	Cheng H01L 29/167
2018/0166475	Al	6/2018	Chen et al.
2018/0226471	Al	8/2018	Hille et al.
2018/0277632	Al	9/2018	Fanelli et al.
2018/0337211	A1	11/2018	Su et al.
2019/0002275	Al	1/2019	Chang et al.
2019/0148570	Al*	5/2019	Wu H01L 27/1462
			257/187
2020/0212492	Al	7/2020	Collins et al.
2020/0335826	Al	10/2020	Collins et al.

* cited by examiner

U.S. Patent	Nov. 2, 2021	Sheet 1 of 8	US 11.164.740 B2
CINI I MUUTIU	I TO TO MA AND AN I	Sheet I OI O	CO IIgi IV Da



FIG. 1





FIG. 2

Nov. 2, 2021

Sheet 3 of 8

US 11,164,740 B2







Nov. 2, 2021

Sheet 4 of 8

US 11,164,740 B2





FIG. 3B

Nov. 2, 2021

Sheet 5 of 8

US 11,164,740 B2



Nov. 2, 2021

Sheet 6 of 8

US 11,164,740 B2





Nov. 2, 2021

Sheet 8 of 8

US 11,164,740 B2





FIG. 3F

5

SEMICONDUCTOR STRUCTURE HAVING POROUS SEMICONDUCTOR LAYER FOR RF DEVICES

BACKGROUND

Semiconductor-on-insulator (SOI) structures are commonly employed to realize radio frequency (RF) designs where low signal leakage is required. These SOI structures use a buried oxide (BOX) under a top device layer in which RF circuit components, such as transistors and/or passive components, are fabricated.

As known in the art, a handle wafer finctioning as a substrate under the BOX results in some signal leakage. In one approach, a high resistivity silicon is used for the handle wafer in order to improve isolation and reduce signal loss. However, the relatively high dielectric constant of silicon (k=11.7) results in significant capacitive loading of RF SOI devices. In another approach, a trap-rich layer is formed 20 between the handle wafer and the BOX in order to minimize parasitic surface conduction effects that would adversely affect RF devices in the top device layer. However, this approach requires costly and/or specialized fabrication techniques. 25

Thus, there is need in the art for efficiently and effectively fabricating RF devices with reduced signal leakage at low cost while overcoming the disadvantages and deficiencies of the previously known approaches.

SUMMARY

The present disclosure is directed to a semiconductor structure having porous semiconductor layer for RF devices, substantially as shown in and/or described in connection ³⁵ with at least one of the figures, and as set forth in the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a portion of a transceiver including a 40 radio frequency (RF) switch employing stacked transistors according to one implementation of the present application.

FIG. 2 illustrates a portion of a flowchart of an exemplary method for manufacturing a semiconductor structure according to one implementation of the present application. 45

FIG. **3**A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **240** in the flowchart of FIG. **2** according to one implementation of the present application.

FIG. **3**B illustrates a cross-sectional view of a portion of 50 a semiconductor structure processed in accordance with action **242** in the flowchart of FIG. **2** according to one implementation of the present application

FIG. 3C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with 55 action 244 in the flowchart of FIG. 2 according to one implementation of the present application

FIG. **3**D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **246** in the flowchart of FIG. **2** according to one 60 implementation of the present application.

FIG. **3E** illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with actions **248***a* and **248***b* in the flowchart of FIG. **2** according to one implementation of the present application. 65

FIG. 3F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with

2

actions **248***a* and **248***b* in the flowchart of FIG. **2** according to one implementation of the present application.

DETAILED DESCRIPTION

The following description contains specific information pertaining to implementations in the present disclosure. The drawings in the present application and their accompanying detailed description are directed to merely exemplary implementations. Unless noted otherwise, like or corresponding elements among the figures may be indicated by like or corresponding reference numerals. Moreover, the drawings and illustrations in the present application are generally not to scale, and are not intended to correspond to actual relative dimensions.

FIG. 1 illustrates a portion of a transceiver including a radio frequency (RF) switch employing stacked transistors according to one implementation of the present application. The transceiver in FIG. 1 includes transmit input 102, power amplifier (PA) 104, receive output 106, low-noise amplifier (LNA) 108, antenna 110, and radio frequency (RF) switch 112.

RF switch 112 is situated between PA 104 and antenna
110. PA 104 amplifies RF signals transmitted from transmit input 102. In one implementation, transmit input 102 can be coupled to a mixer (not shown in FIG. 1), or to another input source. The output of PA 104 is coupled to one end of RF switch 112. A matching network (not shown in FIG. 1) can
be coupled between PA 104 and RF switch 112. Another end of RF switch 112 is coupled to antenna 110. Antenna 110 can transmit amplified RF signals. In one implementation, RF switch 112 can be coupled to an antenna array, rather than a single antenna 110.

RF switch 112 is also situated between LNA 108 and antenna 110. Antenna 110 also receives RF signals. Antenna 110 is coupled to one end of RF switch 112. Another end of RF switch 112 is coupled to the input of LNA 108. LNA 108 amplifies RF signals received from RF switch 112. A matching network (not shown in FIG. 1) can be coupled between RF switch 112 and LNA 108. Receive output 106 receives amplified RF signals from LNA 108. In one implementation, receive output 106 can be coupled to a mixer (not shown in FIG. 1), or to another output source.

RF switch 112 includes two stacks of transistors. The first stack includes transistors 118*a*, 118*b*, and 118*c*. Drain 120*a* of transistor 118*a* is coupled to the output of PA 104. Source 122*a* of transistor 118*a* is coupled to drain 120*b* of transistor 118*b*. Source 122*b* of transistor 118*b* can be coupled to the drain of additional transistors, and ultimately coupled to drain 120*c* of transistor 118*c*. Source 122*c* of transistor 118*c* is coupled to antenna 110. Gates 124*a*, 124*b*, and 124*c* of transistors 118*a*, 118*b*, and 118*c* respectively can be coupled to a controller or a pulse generator (not shown) for switching transistors 118*a*, 118*b*, and 118*c* between ON and OFF states.

The second stack includes transistors 126a, 126b, and 126c. Source 130a of transistor 126a is coupled to the input of LNA 108. Drain 128a of transistor 126a is coupled to source 130b of transistor 126b. Drain 128b of transistor 126b can be coupled to the drain of additional transistors, and ultimately coupled to drain source 130c of transistor 126c. Drain 128c of transistor 126c is coupled to antenna 110. Gates 132a, 132b, and 132c of transistors 126a, 126b, and 126c respectively can be coupled to a controller or a pulse generator (not shown) for switching transistors 126a, 126b, and 126c between ON and OFF states.

In the example of FIG. 1, RF switch 112 switches the transceiver in FIG. 1 between receive and transmit modes. When transistors 118a, 118b, and 118c are in OFF states, and transistors 126a, 126b, and 126c are in ON states, the transceiver is in receive mode. Transistors 126a, 126b, and 5 126c serve as a receive path for RF signals received by antenna 110 to pass to LNA 108 and to receive output 106. When transistors 118a, 118b, and 118c are in ON states, and transistors 126a, 126b, and 126c are in OFF states, the transceiver is in transmit mode. Transistors 118a, 118b, and 10 118c serve as a transmit path for RF signals transmitted from transmit input 102 and PA 104 to pass to antenna 110. In various implementations, RF switch 112 can include more stacks of transistors and/or more amplifiers. In various implementations, RF switch 112 can switch the transceiver 15 between two transmit modes corresponding to different frequencies, or between two receive modes corresponding to different frequencies.

In the present implementation, transistors **118***a*, **118***b*, **1/8***c*, **126***a*, **126***b*, and **126***c* are N-type field effect transistors **20** (NFETs). In various implementations, transistors **118***a*, **118***b*, **118***c*, **126***a*, **126***b*, and **126***c* can be P-type FETs (PFETs), junction FETs (JFETs), or any other type of transistor. By stacking transistors **118***a*, **118***b*, **118***c*, **126***a*, **126***b*, and **126***c* as shown in FIG. **1**, the overall OFF state **25** power and voltage handling capability for RF switch **112** can be increased. For example, if only transistors **118***a* and **126***a* were used, RF switch **112** may have an OFF state voltage handling capability of five volts (5 V). If eight transistors were used in each stack, RF switch **112** may have an OFF 30 state voltage handling capability of forty volts (40 V). In various implementations. RF switch **112** can have more or fewer stacked transistors than shown in FIG. **1**.

As described below, in conventional semiconductor structures, signals can leak from RF switch **112**, for example, to 35 ground or to other devices. This signal leakage is particularly problematic when transistors **118a**, **118b**, **118c**, **126a**, **126b**, and **126c** are in OFF states, and when dealing with higher frequency signals, such as RF signals. According to the present application, RF switch **112** can be utilized in a 40 semiconductor structure that reduces signal leakage. It is noted that, although the present application focuses on RF signals, the signals may have frequencies other than RF frequencies.

FIG. 2 illustrates a portion of a flowchart of an exemplary 45 method for manufacturing a semiconductor structure according to one implementation of the present application. Structures shown in FIGS. 3A through 3E illustrate the results of performing actions 240 through 248*b* shown in the flowchart of FIG. 2. For example, FIG. 3A shows a semi-50 conductor structure after performing action 240 in FIG. 2, FIG. 3B shows a semiconductor structure after performing action 242 in FIG. 2, and so forth.

Actions **240** through **248***b* shown in the flowchart of FIG. **2** are sufficient to describe one implementation of the present inventive concepts. Other implementations of the present inventive concepts may utilize actions different from those shown in the flowchart of FIG. **2**. Certain details and features have been left out of the flowchart of FIG. **2** that are apparent to a person of ordinary skill in the art. For example, an action 60 may consist of one or more sub-actions or may involve specialized equipment or materials, as known in the art. Moreover, some actions, such as masking and cleaning actions, are omitted so as not to distract from the illustrated actions. 65

FIG. 3A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with

4

action 240 in the flowchart of FIG. 2 according to one implementation of the present application. As shown in FIG. 3A, according to action 240, semiconductor structure 340 including porous semiconductor layer 354 situated over substrate 352 is formed. In the present implementation, substrate 352 can be a P-type bulk silicon substrate having a thickness of approximately seven hundred microns (700 μ m). In various implementations, substrate 352 may be any other type of substrate.

Porous semiconductor layer 354 situated over substrate 352 is a semiconductor layer having voids, or pores, therein. Within porous semiconductor layer 354, the pores can have any orientation, branching, fill, or other morphological characteristic known in the art. Porous semiconductor layer 354 can be formed by using a top-down technique, where portions of substrate 352 are removed to generate pores. For example, porous semiconductor layer 354 can be formed by electrochemical etching using hydrofluoric acid (HF). Alternatively, porous semiconductor layer 354 can also be formed by stain etching, photoetching, or any other top-down technique known in the art. Porous semiconductor layer 354 can also be formed by using a bottom-up technique, where deposition results in a semiconductor layer having empty spaces. For example, porous semiconductor layer 354 can be formed by low-temperature high-density plasma (HDP) deposition. Alternatively, porous semiconductor layer 354 can also be formed by plasma hydrogenation of an amorphous layer, laser ablation, or any other bottom-up technique known in the art. In the present implementation, porous semiconductor layer 354 is a porous silicon layer, and has a thickness from approximately ten microns (10 µm) to approximately fifty microns (50 µm). In various implementations, porous semiconductor layer 354 may be any other type of porous semiconductor layer.

FIG. 3B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 242 in the flowchart of FIG. 2 according to one implementation of the present application. In semiconductor structure 342, porous semiconductor layer 354 is annealed. For example, porous semiconductor layer 354 can be annealed in argon (Ar) or hydrogen (H₂) at atmospheric pressure from a temperature of approximately seven hundred degrees Celsius (700° C.) to a temperature of approximately eleven hundred degrees Celsius (1100° C.) for approximately ten minutes (10 min). Any other annealing technique known in the art can be utilized, such as techniques utilizing different temperatures, durations, and/or pressures. The annealing shown in FIG. 3B reorganizes the pores in porous semiconductor layer 354 into larger cavities, while closing and smoothing surface 356 of porous semiconductor layer 354. The annealed porous semiconductor layer 354 serves as a template layer for growth of a crystalline epitaxial layer in a subsequent action.

FIG. 3C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 244 in the flowchart of FIG. 2 according to one implementation of the present application. In semiconductor structure 344, crystalline epitaxial layer 358 is formed over porous semiconductor layer 354. Crystalline epitaxial layer 358 is a thin layer of single-crystal material situated over porous semiconductor layer 354. In one implementation, crystalline epitaxial layer 358 is formed by chemical vapor deposition (CVD). In various implementations, crystalline epitaxial layer 358 can be formed by any other epitaxy technique known in the art. In the present implementation, crystalline epitaxial layer 358 is a silicon epitaxial layer, and

has thickness T1 from approximately five hundred angstroms (500 Å) to approximately two thousand angstroms (2000 Å). In various implementations, crystalline epitaxial layer **358** may be any other type of crystalline epitaxial layer. In various implementations, more than one crystalline **5** epitaxial layer **358** can be formed. Crystalline epitaxial layer **358** serves as device region for formation of semiconductor devices in subsequent actions.

FIG. 3D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with 10 optional action 246 in the flowchart of FIG. 2 according to one implementation of the present application. In semiconductor structure 346 of FIG. 3D, electrical isolation region 360 is formed at least in crystalline epitaxial layer 358 (shown in FIG. 3C). In particular, in the example of FIG. 3D, 15 electrical isolation region 360 extends through crystalline epitaxial layer 358 and into porous semiconductor layer 354.

Electrical isolation region **360** can be formed by etching through crystalline epitaxial layer **358** and into porous semiconductor layer **354**, then depositing an electrically 20 insulating material. In the present implementation, electrical isolation region **360** is also planarized with the top surface of crystalline epitaxial layer **358**, for example, by using chemical machine polishing (CMP). Electrical isolation region **360** can comprise, for example, silicon dioxide 25 (SiO₂).

In the present implementation, depth D1 of electrical isolation region 360 is greater than thickness T1 of crystalline epitaxial layer 358. Accordingly, electrical isolation region 360 separates crystalline epitaxial layer 358 of FIG. 30 3C into two crystalline epitaxial layers 358*a* and 358*b*. In one implementation, depth D1 of electrical isolation region 360 can be substantially equal to thickness T1. In another implementation, depth D1 of electrical isolation region 360 can be less than thickness T1, such that electrical isolation 35 region 360 extends into crystalline epitaxial layer 358 but not into porous semiconductor layer 354. In various implementations, locally oxidized silicon (LOCOS) can be used instead of or in addition to electrical isolation region 360.

Crystalline epitaxial layers 358a and 358b can also be 40 implanted with a dopant. For example, crystalline epitaxial layers 358a and 358b can be implanted with boron or other appropriate P-type dopant. In another example, one or both of crystalline epitaxial layers 358a and 358b can be implanted with phosphorus or other appropriate N-type 45 dopant. One or more masks can be utilized to define portions of crystalline epitaxial layers 358a and 358b that will be implanted with dopants. In one implementation, crystalline epitaxial layers 358a and 358b are implanted with a dopant after forming electrical isolation region 360. In another 50 implementation, crystalline epitaxial layer 358 in FIG. 3C can be implanted with dopants before forming electrical isolation region 360. In this implementation, electrical isolation region 360 can be formed in a uniform implant region, between two implant regions having different types or 55 concentrations, and/or where two implant regions overlap.

As described below, electrical isolation region 360 reduces signal interference across crystalline epitaxial layers 358*a* and 358*b*. Electrical isolation region 360 is considered optional in that semiconductor structures according to the 60 present application can be formed without electrical isolation region 360.

FIG. 3E illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with actions 248a and 248b in the flowchart of FIG. 2 according 65 to one implementation of the present application. In semi-conductor structure 348 of FIG. 3E, semiconductor devices

6

318*a*, **318***b*, and **318***c* are formed in crystalline epitaxial layer **358***a*. Similarly, semiconductor device **304** is formed in crystalline epitaxial layer **358***b*. Electrical isolation region **360** separates semiconductor device **304** from semiconductor devices **318***a*, **318***b*, and **318***c*.

In the present implementation, semiconductor devices 318a, 318b, and 318c are transistors. Semiconductor devices 318a, 318b, and 318c in FIG. 3E may generally correspond to transistors 118a, 118b, and 118c (or transistors 126a, 126b, and 126c) utilized in RF switch 112 in FIG. 1. Semiconductor device 318a includes source/drain junctions 321a and 321b, gate 324a, lightly doped regions 362a, gate oxide 364a, and spacers 366a. Semiconductor device 318b includes source/drain junctions 321b and 321c, gate 324b, lightly doped regions 362b, gate oxide 364b, and spacers 366b. Semiconductor device 318c includes source/drain junctions 321c and 321d, gate 324c, lightly doped regions 362c, gate oxide 364c, and spacers 366c. Source/drain junction 321b is shared by semiconductor devices 318a and 318b; source/drain junction 321c is shared by semiconductor devices 318b and 318c.

In the present implementation, semiconductor device 304 is also a transistor. Semiconductor device 304 in FIG. 3E can be utilized in an amplifier, such as PA 104 (or LNA 108) in FIG. 1. Semiconductor device 304 includes source/drain junctions 321*e* and 321*f*, gate 324*d*, lightly doped regions 362*d*, gate oxide 364*d*, and spacers 366*d*.

In one implementation, semiconductor device **304** can be utilized as part of a logic circuit. Semiconductor device **304** is considered optional in that semiconductor structures according to the present application can be formed without semiconductor device **304**.

Gates 324*a*, 324*b*, 324*c*, and 324*d* can comprise, for example, polycrystalline silicon (polySi). Source/drain junctions 321*a*, 321*b*, 321*c*, 321*d*, 321*e*, and 321*f* can be implanted with a dopant of a different type than their corresponding crystalline epitaxial layer 358*a* or 358*b*. Lightly doped regions 362*a*, 362*b*, 362*c*, and 362*d* can be implanted with a dopant of the same type as their adjacent source/drain junction, but having a lower concentration. Gate oxides 364*a*, 364*b*, 364*c*, and 364*d* can comprise, for example, silicon dioxide (SiO₂). Spacers 366*a*, 366*b*, 366*c*, and 366*d* can comprise, for example, silicon nitride (SiN).

In the present implementation, depth D2 of source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f is substantially less than thickness T1 of crystalline epitaxial layers 358a and 358b, such that source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f are not in contact with porous semiconductor layer 354. In one implementation, source/drain junctions 321a, 321b, 321c, and 321d are implanted with an N-type dopant (or a P-type dopant in some implementations) in one action, and source/drain junctions 321e and 321f are implanted with an N-type dopant (or a P-type dopant in some implementations) in another separate action. In one implementation, source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f are implanted with an N-type dopant (or a P-type dopant in some implementations) concurrently in a single action. In various implementations, silicide can be situated over source/drain junctions 321a, 321b, 321c, and 321d and/or gates 324a, 324b, and 324c. In various implementations, semiconductor structure 348 can include more or fewer semiconductor devices in crystalline epitaxial layer 358a. In various implementations, crystalline epitaxial layers 358a and 358b can include diodes, or types of semiconductor devices instead of or in addition to transistors.

Because semiconductor structure 348 includes porous semiconductor layer 354 (for example, a porous silicon layer), semiconductor structure 348 reduces signal leakage (for example, RF signal leakage) from semiconductor devices 318a, 318b, 318c, and 304 to ground. Further, 5 porous semiconductor layer 354 (for example, a porous silicon layer) reduces signal interference (for example, RF signal interference) between the different devices built in crystalline epitaxial layers 358a and 358b. Pores in porous semiconductor layer 354 decrease its effective dielectric 10 constant and increase its resistivity. In semiconductor structure 348 in FIG. 3E, porous semiconductor layer 354 has a dielectric constant substantially less than the dielectric constant of substrate 352. For example, when substrate 352 is a bulk silicon substrate having a dielectric constant of 15 approximately 11.7, porous semiconductor layer 354 has a dielectric constant significantly less than 11.7. In particular, porous semiconductor layer 354 can have a dielectric constant from approximately 2.0 to approximately 4.0. The improved RF isolation that results from the low dielectric 20 constant is especially advantageous for RF switching applications as it reduces signal distortion (i.e. improves linearity). It also results in a more uniform voltage distribution across the OFF state FET stack, increasing its power handling capability. 25

In semiconductor structure 348 in FIG. 3E, utilizing porous semiconductor layer 354, with its low dielectric constant, reduces parasitic capacitance between crystalline epitaxial layer 358a and substrate 352. Accordingly, RF signals are less likely to leak from semiconductor devices 30 318a, 318b, and 318c in crystalline epitaxial layer 358a to substrate 352. For example, in one implementation, semiconductor devices 318a, 318b, and 318c are transistors utilized to maintain RF switch 112 (shown in FIG. 1) in an OFF state, and substrate 352 functions as a ground. In their 35 OFF states, transistors 318a, 318b, and 318c create a high resistance path along source/drain junctions 321a, 321b, 321c, and 321d, while the RF signals would have been subject to adverse impact of parasitic capacitances with substrate 352 if porous semiconductor layer 354 were not 40 utilized. In other words, the RF signals could easily leak from semiconductor devices 318a, 318b, and 318c to ground, increasing OFF state parasitic capacitance and negatively impacting the performance of semiconductor structure 348. Where semiconductor devices 318a, 318b, and 318c are 45 transistors utilized to maintain RF switch 112 (shown in FIG. 1) in an ON state, RF signal leakage, absent porous semiconductor layer 354, could also result in a higher insertion loss.

Because semiconductor structure 348 includes porous 50 semiconductor layer 354 in combination with electrical isolation region 360, semiconductor structure 348 also reduces signal interference from semiconductor devices 318a, 318b, 318c to semiconductor device 304, and vice versa. If porous semiconductor layer 354 and electrical 55 isolation region 360 were not utilized, signals (for example RF signals) from semiconductor device 304 could propagate through crystalline epitaxial layers 358b and 358a and/or substrate 352, and interfere with semiconductor devices 318a, 318b, 318c and generate additional undesirable noise 60 in semiconductor devices 318a, 318b, 318c. Where semiconductor device 304 is a transistor utilized in PA 104 (shown in FIG. 1), these consequences could be amplified. Together, the low dielectric constant of porous semiconductor layer 354 and electrical insulation of electrical isolation 65 region 360 reduce signal leakage and interference through crystalline epitaxial layers 358a and 358b and/or substrate

352. The leakage and interference are especially reduced where depth D1 of electrical isolation region 360 is equal to or greater than thickness T1 of crystalline epitaxial layers 358a and 358b.

Semiconductor structure 348 in FIG. 3E can achieve this reduced signal leakage without using costly materials for substrate 352, such as quartz or sapphire, and also without requiring costly and/or specialized fabrication techniques used to create trap-rich silicon-on-insulator (SOI) structures, such as smart cut techniques. As described above porous semiconductor layer 354 (for example, a porous silicon layer) can have a dielectric constant from approximately 2.0 to approximately 4.0, comparable to a buried oxide (BOX) in an SOI structure having a dielectric constant of approximately 3.7. Porous semiconductor layer 354 (for example, a porous silicon layer) can be situated over bulk semiconductor substrate 352 (for example, a bulk silicon substrate), and included in semiconductor structure 348 by various fabrication techniques. Thereafter, as discussed above, porous semiconductor layer 354 can be annealed and serve as a high-quality template for growth of crystalline epitaxial layer 358 (shown in FIG. 3C), in which semiconductor devices 318a, 318b, 318c, and 304 are formed. Further, shallow source/drain junctions 321a, 321b, 321c, and 321d improve performance of semiconductor devices 318a, 318b. and 318c by reducing junction capacitances.

FIG. 3F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with actions 248a and 248b in the flowchart of FIG. 2 according to one implementation of the present application. Semiconductor structure 348 of FIG. 3F represents an alternative implementation to semiconductor structure 348 of FIG. 3E. Semiconductor structure 348 of FIG. 3F is similar to semiconductor structure 348 of FIG. 3E, except that, in semiconductor structure 348 of FIG. 3F, depth D3 of source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f is substantially equal to thickness T1 of crystalline epitaxial layers 358a and 358b, such that source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f are in contact with porous semiconductor layer 354. Compared to semiconductor structure 348 of FIG. 3E, deeper source/drain junctions 321e and 321/ in semiconductor structure 348 of FIG. 3F improve performance of semiconductor device 304 by improving high current and high voltage handling. Other than the differences described above, semiconductor structure 348 of FIG. 3F may have any implementations and advantages described above with respect to semiconductor structure 348 of FIG. 3E.

From the above description it is manifest that various techniques can be used for implementing the concepts described in the present application without departing from the scope of those concepts. Moreover, while the concepts have been described with specific reference to certain implementations, a person of ordinary skill in the art would recognize that changes can be made in form and detail without departing from the scope of those concepts. As such, the described implementations are to be considered in all respects as illustrative and not restrictive. It should also be understood that the present application is not limited to the particular implementations, and substitutions are possible without departing from the scope of the present disclosure.

The invention claimed is:

1. A semiconductor structure comprising:

a substrate having a first dielectric constant;

a porous semiconductor layer situated over said substrate;

15

45

- at least one crystalline epitaxial layer situated directly on said porous semiconductor layer;
- a first semiconductor device situated in said at least one crystalline epitaxial layer;
- said porous semiconductor layer having a second dielectric constant that is substantially less than said first dielectric constant such that said porous semiconductor layer reduces signal leakage from said first semiconductor device.

2. The semiconductor structure of claim 1, further com- 10 prising:

- a second semiconductor device situated in said at least one crystalline epitaxial layer; and
- an electrical isolation region separating said first and second semiconductor devices.

3. The semiconductor structure of claim **2**, wherein a depth of said electrical isolation region is equal to or greater than a thickness of said at least one crystalline epitaxial layer.

4. The semiconductor structure of claim **1**, wherein said 20 first semiconductor device is a transistor utilized in a radio frequency (RF) switch.

5. The semiconductor structure of claim **4**, wherein a depth of a source/drain junction of said transistor is substantially less than a thickness of said at least one crystalline ²⁵ epitaxial layer, such that said source/drain junction is not in contact with said porous semiconductor layer.

6. The semiconductor structure of claim 4, wherein a depth of a source/drain junction of said transistor is substantially equal to a thickness of said at least one crystalline ³⁰ epitaxial layer, such that said source/drain junction is in contact with said porous semiconductor layer.

7. The semiconductor structure of claim 1, wherein said substrate comprises a first semiconductor material, and said porous semiconductor layer comprises a semiconductor 35 material selected from one of said first semiconductor material and a second semiconductor material.

- 8. A semiconductor structure comprising:
- a porous silicon layer;
- at least one crystalline epitaxial layer situated directly on 40 said porous silicon layer;
- first and second transistors situated in said at least one crystalline epitaxial layer;
- an electrical isolation region separating said first and second transistors.

9. The semiconductor structure of claim 8, wherein said porous silicon layer is situated over a bulk silicon substrate.

10. The semiconductor structure of claim **8**, wherein a depth of said electrical isolation region is equal to or greater than a thickness of said at least one crystalline epitaxial 50 layer.

11. The semiconductor structure of claim 8, wherein said first transistor is utilized in a radio frequency (RF) switch.

12. The semiconductor structure of claim 8, wherein a depth of a source/drain junction of said first transistor is substantially less than a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is not in contact with said porous silicon layer.

13. The semiconductor structure of claim 8, wherein a depth of a source/drain junction of said first transistor is substantially equal to a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is in contact with said porous silicon layer.

14. A semiconductor structure comprising:

- a porous semiconductor layer situated over a substrate, said porous semiconductor layer having a higher resistivity than said substrate;
- at least one crystalline epitaxial layer situated directly on said porous semiconductor layer;
- a first semiconductor device situated in said at least one crystalline epitaxial layer.

15. The semiconductor structure of claim 14, wherein said substrate comprises a first semiconductor material, and said porous semiconductor layer comprises said first semiconductor material.

16. The semiconductor structure of claim 14, wherein said substrate comprises a first semiconductor material, and said porous semiconductor layer comprises a second semiconductor material.

17. The semiconductor structure of claim 14, further comprising:

- a second semiconductor device situated in said at least one crystalline epitaxial layer; and
- an electrical isolation region separating said first and second semiconductor devices.

18. The semiconductor structure of claim 17, wherein a depth of said electrical isolation region is equal to or greater than a thickness of said at least one crystalline epitaxial layer.

19. The semiconductor structure of claim **14**, wherein said first semiconductor device is a transistor utilized in a radio frequency (RF) switch.

20. The semiconductor structure of claim 19, wherein a depth of a source/drain junction of said transistor is substantially less than a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is not in contact with said porous semiconductor layer.

* * * * *

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 56 of 130 Page ID #:227

Exhibit 3

Case 8:22-cv-00867-CJC-KES Document 13



US011195920B2

(12) United States Patent

Hurwitz et al.

- (54) SEMICONDUCTOR STRUCTURE HAVING POROUS SEMICONDUCTOR SEGMENT FOR RF DEVICES AND BULK SEMICONDUCTOR REGION FOR NON-RF DEVICES
- (71) Applicant: Newport Fab, LLC, Newport Beach, CA (US)
- Inventors: Paul D. Hurwitz, Irvine, CA (US);
 Edward Preisler, San Clemente, CA (US); David J. Howard, Irvine, CA (US); Marco Racanelli, Santa Ana, CA (US)
- (73) Assignee: Newport Fab, LLC, Newport Beach, CA (US)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 16/598,803
- (22) Filed: Oct. 10, 2019
- (65) Prior Publication Data

US 2021/0111249 A1 Apr. 15, 2021

Related U.S. Application Data

- (63) Continuation-in-part of application No. 16/597,779, filed on Oct. 9, 2019.
- (51) Int. Cl. *H01L 29/10* (2006.01) *H01L 23/66* (2006.01) (Continued)

(10) Patent No.: US 11,195,920 B2

(45) Date of Patent: Dec. 7, 2021

(52) U.S. Cl. CPC H01L 29/1083 (2013.01); H01L 21/02428 (2013.01); H01L 21/02428 (2013.01);

(Continued)

(58) Field of Classification Search CPC ... H01L 29/1083; H01L 23/66; H01L 21/324; H01L 21/02428; H01L 27/088; H01L 29/10; H01L 21/02; H01L 21/02532; H01L 21/02667; H01L 21/76224; H01L 2223/6688

(Continued)

(56) References Cited

U.S. PATENT DOCUMENTS

6,376,285	B1	4/2002	Joyner et al.
7,420,201	B2	9/2008	Langdo et al.
		(Con	tinued)

Primary Examiner — Alexander O Williams

(74) Attorney, Agent, or Firm - Farjami & Farjami LLP

(57) ABSTRACT

A semiconductor structure includes a porous semiconductor segment adjacent to a first region of a substrate, and a crystalline epitaxial layer situated over the porous semiconductor segment and over the first region of the substrate. A first semiconductor device is situated in the crystalline epitaxial layer over the porous semiconductor segment. The first region of the substrate has a first dielectric constant, and the porous semiconductor segment has a second dielectric constant that is substantially less than the first dielectric constant such that the porous semiconductor segment reduces signal leakage from the first semiconductor device. The semiconductor structure can include a second semiconductor device situated in the crystalline epitaxial layer over the first region of the substrate, and an electrical isolation region separating the first and second semiconductor devices.

19 Claims, 8 Drawing Sheets



(51)	Int. Cl.	
3 3	H01L 21/324	(2006.01)
	H01L 27/088	(2006.01)
	H01L 21/02	(2006.01)

(56) References Cited

U.S. PATENT DOCUMENTS

7,777,250	B2	8/2010	Lochtefeld
9,385,023	BI	7/2016	Cheng et al.
10,643,927	B1	5/2020	Shank et al.
2002/0175378	A1*	11/2002	Choe H01L 21/84
			257/355
2004/0108552	A1*	6/2004	Azuma H01L 27/1203
			257/347
2004/0132267	Al	7/2004	Sadana et al.
2007/0108513	Al	5/2007	Rub et al.
2008/0034335	Al	2/2008	Cheng et al.

2009/0212341	Al	8/2009	Cheng et al.
2010/0203711	A1*	8/2010	Wang H01L 31/035281
			438/478
2013/0167915	A1*	7/2013	Moslehi H01L 31/18
			136/255
2013/0171767	A1*	7/2013	Moslehi H01L 31/1864
			438/89
2013/0249047	Al	9/2013	Hung et al.
2013/0279137	A1	10/2013	Gardner et al.
2013/0288418	A1*	10/2013	Wang H01L 31/035281
			438/68
2014/0061757	A1	3/2014	Kim et al.
2014/0264630	Al	9/2014	Huang et al.
2015/0021698	Al	1/2015	Ando et al.
2015/0137388	Al	5/2015	Kim et al.
2015/0262911	Al	9/2015	Chen et al.
2016/0336428	Al	11/2016	Cheng et al.
2018/0166475	Al	6/2018	Chen et al.
2018/0226471	Al*	8/2018	Hille H01L 29/7802
2018/0277632	A1*	9/2018	Fanelli H01L 21/0203
2018/0337211	A1*	11/2018	Su H01L 27/1462
2019/0002275	A1	1/2019	Chang et al.
2019/0148570	A1	5/2019	Wu et al.
2020/0212492	Al	7/2020	Collins et al.
2020/0335826	A1	10/2020	Collins et al.

* cited by examiner

Page 2

U.S. Patent	Dec. 7, 2021	Sheet 1 of 8	US 11.195.920 B2
CINI I MUTIT	Dec. 19 MUMI	Sheet I OI O	00 11,170,740 174



FIG. 1

U.S. Patent	Dec. 7, 2021	Sheet 2 of 8	US 11,195,920 B2



FIG. 2











105 000 00



348

US 11,195,920 B2





SEMICONDUCTOR STRUCTURE HAVING POROUS SEMICONDUCTOR SEGMENT FOR RF DEVICES AND BULK SEMICONDUCTOR REGION FOR NON-RF DEVICES

CLAIMS OF PRIORITY

The present application is a continuation-in-part of and claims the benefit of and priority to application Ser. No. 16/597,779 filed on Oct. 9, 2019 and titled "Semiconductor Structure Having Porous Semiconductor Layer for RF Devices,". The disclosure and content of the above-identified application are hereby incorporated fully by reference into the present application.

BACKGROUND

Semiconductor-on-insulator (SOI) structures are commonly employed to realize radio frequency (RF) designs where low signal leakage is required. These SOI structures ²⁰ use a buried oxide (BOX) under a top device layer in which RF circuit components, such as transistors and/or passive components, are fabricated.

As known in the art, a handle wafer functioning as a substrate under the BOX results in some signal leakage. In ²⁵ one approach, a high resistivity silicon is used for the handle wafer in order to improve isolation and reduce signal loss. However, the relatively high dielectric constant of silicon (k=11.7) results in significant capacitive loading of RF SOI devices. In another approach, a trap-rich layer is formed ³⁰ between the handle wafer and the BOX in order to minimize parasitic surface conduction effects that would adversely affect RF devices in the top device layer. However, this approach requires costly and/or specialized fabrication techniques. ³⁵

Further, due to existence of the BOX in SOI structures, each CMOS device built in the top device layer is dielectrically isolated from the substrate. To control the body potential (avoid floating body effects, and hysteresis) each device requires its own body contact. This approach results⁴⁰ in the consumption of much of the surface area in a die, decreasing logic density in the die. Further, the BOX has much low thermal conductivity compared to monocrystalline silicon (approximately one and half watts per meterkelvin (1.5 W/(m·K)) versus approximately one hundred and⁴⁵ fifty watts per meter-kelvin (150 W/(m·K)) respectively). As a result, high power components, such as power amplifiers, integrated in SOI structures cannot effectively dissipate heat.

Thus, there is need in the art for efficiently and effectively fabricating semiconductor dies with reduced RF signal leakage, reduced need for numerous body contacts, and increased heat dissipation at low cost.

SUMMARY

The present disclosure is directed to a semiconductor structure having at least one porous semiconductor segment for radio frequency (RF) devices and at least one bulk semiconductor region for non-RF devices, substantially as shown in and/or described in connection with at least one of ⁶⁰ the figures, and as set forth in the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a portion of a transceiver including a 65 radio frequency (RF) switch employing stacked transistors according to one implementation of the present application.

FIG. 2 illustrates a portion of a flowchart of an exemplary method for manufacturing a semiconductor structure according to one implementation of the present application. FIG. 3A illustrates a cross-sectional view of a portion of

5 a semiconductor structure processed in accordance with action 240 in the flowchart of FIG. 2 according to one implementation of the present application.

FIG. **3**B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **242** in the flowchart of FIG. **2** according to one implementation of the present application

FIG. **3**C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **244** in the flowchart of FIG. **2** according to one ¹⁵ implementation of the present application

FIG. **3**D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **246** in the flowchart of FIG. **2** according to one implementation of the present application.

FIG. 3E illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with actions 248a and 248b in the flowchart of FIG. 2 according to one implementation of the present application.

FIG. **3F** illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with actions **248***a* and **248***b* in the flowchart of FIG. **2** according to one implementation of the present application.

DETAILED DESCRIPTION

The following description contains specific information pertaining to implementations in the present disclosure. The drawings in the present application and their accompanying detailed description are directed to merely exemplary implementations. Unless noted otherwise, like or corresponding elements among the figures may be indicated by like or corresponding reference numerals. Moreover, the drawings and illustrations in the present application are generally not to scale, and are not intended to correspond to actual relative dimensions.

FIG. 1 illustrates a portion of a radio front-end of a transceiver (hereinafter referred to simply as a "transceiver") including a radio frequency (RF) switch employing stacked transistors according to one implementation of the present application. The transceiver in FIG. 1 includes transmit input **102**, power amplifier (PA) **104**, receive output **106**, low-noise amplifier (LNA) **108**, antenna **110**, and radio frequency (RF) switch **112**.

RF switch 112 is situated between PA 104 and antenna
110. PA 104 amplifies RF signals transmitted from transmit input 102. In one implementation, transmit input 102 can be coupled to a mixer (not shown in FIG. 1), or to another input source. The output of PA 104 is coupled to one end of RF switch 112. A matching network (not shown in FIG. 1) can
55 be coupled between PA 104 and RF switch 112. Another end of RF switch 112 is coupled to antenna 110. Antenna 110 can transmit amplified RF signals. In one implementation, RF switch 112 can be coupled to an antenna array, rather than a single antenna 110.

RF switch 112 is also situated between LNA 108 and antenna 110. Antenna 110 also receives RF signals. Antenna 110 is coupled to one end of RF switch 112. Another end of RF switch 112 is coupled to the input of LNA 108. LNA 108 amplifies RF signals received from RF switch 112. A matching network (not shown in FIG. 1) can be coupled between RF switch 112 and LNA 108. Receive output 106 receives amplified RF signals from LNA 108. In one implementation,

receive output **106** can be coupled to a mixer (not shown in FIG. **1**), or to another output source.

RF switch 112 includes two stacks of transistors. The first stack includes transistors 118*a*, 118*b*, and 118*c*. Drain 120*a* of transistor 118*a* is coupled to the output of PA 104. Source ⁵ 122*a* of transistor 118*a* is coupled to drain 120*b* of transistor 118*b*. Source 122*b* of transistor 118*b* can be coupled to the drain of additional transistors, and ultimately coupled to drain 120*c* of transistor 118*c*. Source 122*c* of transistor 118*c* is coupled to antenna 110. Gates 124*a*, 124*b*, and 124*c* of ¹⁰ transistors 118*a*, 118*b*, and 118*c* respectively can be coupled to a controller or a pulse generator (not shown) for switching transistors 118*a*, 118*b*, and 118*c* between ON and OFF states.

The second stack includes transistors 126a, 126b, and 126c. Source 130a of transistor 126a is coupled to the input of LNA 108. Drain 128a of transistor 126a is coupled to source 130b of transistor 126b. Drain 128b of transistor 126b can be coupled to the drain of additional transistor 126c can be coupled to the drain source 130c of transistor 126c. Drain 128c of transistor 126c is coupled to antenna 110. Gates 132a, 132b, and 132c of transistors 126a, 126b, and 126c respectively can be coupled to a controller or a pulse generator (not shown) for switching transistors 126a, 25 126b, and 126c between ON and OFF states.

In the example of FIG. 1, RF switch 112 switches the transceiver in FIG. 1 between receive and transmit modes. When transistors 118a, 118b, and 118c are in OFF states, and transistors 126a, 126b, and 126c are in ON states, the 30 transceiver is in receive mode. Transistors 126a, 126b, and 126c serve as a receive path for RF signals received by antenna 110 to pass to LNA 108 and to receive output 106. When transistors 118a, 118b, and 118c are in ON states, and transistors 126a, 126b, and 126c are in OFF states, the 35 transceiver is in transmit mode. Transistors 118a, 118b, and 118c serve as a transmit path for RF signals transmitted from transmit input 102 and PA 104 to pass to antenna 110. In various implementations, RF switch 112 can include more stacks of transistors and/or more amplifiers. In various 40 implementations, RF switch 112 can switch the transceiver between two transmit modes corresponding to different frequencies, or between two receive modes corresponding to different frequencies.

In the present implementation, transistors **118***a*, **118***b*, 45 **118***c*, **126***a*, **126***b*, and **126***c* are N-type field effect transistors (NFETs). In various implementations, transistors **118***a*, **118***b*, **118***c*, **126***a*, **126***b*, and **126***c* can be P-type FETs (PFETs), junction FETs (JFETs), or any other type of transistor. By stacking transistors **118***a*, **118***b*, **118***c*, **126***a*, 50 **126***b*, and **126***c* as shown in FIG. **1**, the overall OFF state power and voltage handling capability for RF switch **112** can be increased. For example, if only transistors **118***a* and **126***a* were used, RF switch **112** may have an OFF-state voltage handling capability of five volts (5 V). If eight transistors 55 were used in each stack, RF switch **112** may have an OFF-state voltage handling capability of forty volts (40 V). In various implementations. RF switch **112** can have more or fewer stacked transistors than shown in FIG. **1**.

As described above, in conventional semiconductor structures, RF signals can leak from RF switch **112**, for example, to ground or to other devices. This RF signal leakage is particularly problematic when transistors **118***a*, **118***b*, **118***c*, **126***a*, **126***b*, and **126***c* are in OFF states, and when dealing with higher frequency RF signals. According to the present 65 application, RF switch **112** can be utilized in a semiconductor structure that reduces RF signal leakage. It is noted that, 4

although the present application focuses on RF signals, the signals may have frequencies other than RF frequencies.

As also described above, conventional semiconductor structures cannot easily accommodate body contacts without tradeoffs, and cannot effectively dissipate heat from high power devices, such as PA 104, integrated with RF switch 112. According to the present application. RF switch 112 can be utilized in a semiconductor structure that integrates PA 104 (and/or LNA 108) while easily accommodating body contacts and providing effective heat dissipation therefor.

FIG. 2 illustrates a portion of a flowchart of an exemplary method for manufacturing a semiconductor structure according to one implementation of the present application. Structures shown in FIGS. 3A through 3E illustrate the results of performing actions 240 through 248*b* shown in the flowchart of FIG. 2. For example, FIG. 3A shows a semiconductor structure after performing action 240 in FIG. 2, FIG. 3B shows a semiconductor structure after performing action 242 in FIG. 2, and so forth.

Actions 240 through 248b shown in the flowchart of FIG. 2 are sufficient to describe one implementation of the present inventive concepts. Other implementations of the present inventive concepts may utilize actions different from those shown in the flowchart of FIG. 2. Certain details and features have been left out of the flowchart of FIG. 2 that are apparent to a person of ordinary skill in the art. For example, an action may consist of one or more sub-actions or may involve specialized equipment or materials, as known in the art. Moreover, some actions, such as masking and cleaning actions, are omitted so as not to distract from the illustrated actions.

FIG. 3A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 240 in the flowchart of FIG. 2 according to one implementation of the present application. As shown in FIG. 3A, according to action 240, semiconductor structure 340 includes hardmask 350 formed over bulk silicon substrate 352 to produce porous silicon segment 354 adjacent to regions 336 and 338 of bulk silicon substrate 352.

Bulk silicon substrate 352 includes regions 334, 336, and 338. Region 334 is situated under porous silicon segment 354 and under regions 336 and 338. Regions 336 and 338 are adjacent to porous silicon segment 354 on respective sides. In FIG. 3A, dashed line 370 illustrates the boundary of regions 334 and 336, and dashed line 372 illustrates the boundary of regions 334 and 338. It is understood that dashed lines 370 and 372 merely illustrate conceptual boundaries of regions 334, 336, and 338, and that regions 334, 336, and 338 of bulk silicon substrate 352 is typically one continuous bulk semiconductor material. In the present implementation, bulk silicon substrate 352 is a P- or P+ type bulk silicon substrate having a thickness of approximately seven hundred microns (700 µm). In various implementations, bulk silicon substrate 352 may be any other type of substrate.

Porous silicon segment **354** adjacent to regions **336** and **338** and situated over region **334** is a silicon segment having voids, or pores, therein. Within porous silicon segment **354**, the pores can have any orientation, branching, fill, or other morphological characteristic known in the art. Porous silicon segment **354** can be formed by using a top-down technique, where portions of bulk silicon substrate **352** are removed to generate pores. In the present implementation, hardmask **350** is formed over bulk silicon substrate **352** to expose a segment thereof. Then, porous silicon segment **354** is formed by electrochemical etching the exposed segment of bulk silicon substrate **352** using hydrofluoric acid (HF).

Hardmask **350** can comprise, for example, silicon nitride (SiN). Alternatively, porous silicon segment **354** can also be formed by stain etching, photoetching, or any other top-down technique known in the art.

Porous silicon segment 354 can also be formed by using 5 a bottom-up technique, where deposition results in a silicon segment having voids. For example, a trench can be etched in bulk silicon substrate 352. Then, a porous silicon layer can be formed by low-temperature high-density plasma (HDP) deposition. Then, porous silicon segment 354 can be 10 formed by removing portions of the porous silicon layer outside the trench, for example, using chemical machine polishing (CMP). Alternatively, the porous silicon layer can also be formed by plasma hydrogenation of an amorphous layer, laser ablation, or any other bottom-up technique 15 known in the art. In the present implementation, porous silicon segment 354 has a thickness from approximately ten microns (10 µm) to approximately fifty microns (50 µm). In various implementations, porous silicon segment 354 can have any other thickness. In various implementations, 20 porous segment 354 may be a semiconductor material other than silicon.

FIG. 3B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 242 in the flowchart of FIG. 2 according to one 25 implementation of the present application. In semiconductor structure 342, porous silicon segment 354 is annealed. For example, porous silicon segment 354 can be annealed in argon (Ar) or hydrogen (H2) at atmospheric pressure from a temperature of approximately seven hundred degrees Cel- 30 sius (700° C.) to a temperature of approximately eleven hundred degrees Celsius (1100° C.) for approximately ten minutes (10 min). Any other annealing technique known in the art can be utilized, such as techniques utilizing different temperatures, durations, and/or pressures. The annealing 35 shown in FIG. 3B reorganizes the pores in porous silicon segment 354 into larger cavities, while closing and smoothing surface 356. The annealed porous silicon segment 354, along with regions 336 and 338 of bulk silicon substrate 352, serves as a template layer for growth of a crystalline 40 epitaxial layer in a subsequent action.

FIG. 3C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 244 in the flowchart of FIG. 2 according to one implementation of the present application. In semiconductor 45 structure 344, crystalline epitaxial layer 358 is formed over porous silicon segment 354 and over regions 336 and 338 of bulk silicon substrate 352. Crystalline epitaxial layer 358 is a thin layer of single-crystal material. In one implementation, crystalline epitaxial layer 358 is formed by chemical 50 vapor deposition (CVD). In various implementations, crystalline epitaxial layer 358 can be formed by any other epitaxy technique known in the art. In the present implementation, crystalline epitaxial layer 358 is a silicon epitaxial layer, and has thickness T1 from approximately five 55 hundred angstroms (500 Å) to approximately two thousand angstroms (2000 Å). In various implementations, crystalline epitaxial layer 358 may be any other type of crystalline epitaxial layer. In various implementations, more than one crystalline epitaxial layer 358 can be formed. Crystalline 60 epitaxial layer 358 serves as device region for formation of semiconductor devices in subsequent actions.

FIG. **3**D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with optional action **246** in the flowchart of FIG. **2** according to 65 one implementation of the present application. In semiconductor structure **346** of FIG. **3**D, electrical isolation regions 6

360 and **361** are formed at least in crystalline epitaxial layer **358** (shown in FIG. 3C). In particular, in the example of FIG. **3D**, electrical isolation region **360** extends through crystalline epitaxial layer **358**, into porous silicon segment **354** and region **336** of bulk silicon substrate **352**. Similarly, electrical isolation region **361** extends through crystalline epitaxial layer **358**, into porous silicon segment **354** and region **338** of bulk silicon substrate **352**.

Electrical isolation region 360 can be formed by etching through crystalline epitaxial layer 358, into porous silicon segment 354 and region 336 of bulk silicon substrate 352, then depositing an electrically insulating material. Similarly, electrical isolation region 361 can be formed by etching through crystalline epitaxial layer 358, into porous silicon segment 354 and region 338 of bulk silicon substrate 352, then depositing an electrically insulating material. In the present implementation, electrical isolation regions 360 and 361 are also planarized with the top surface of crystalline epitaxial layer 358, for example, by using CMP. Electrical isolation regions 360 and 361 can comprise, for example, silicon dioxide (SiO₂). In the present implementation, depth D1 of electrical isolation regions 360 and 361 is greater than thickness T1 of crystalline epitaxial layer 358. Accordingly, electrical isolation regions 360 and 361 separate crystalline epitaxial layer 358 of FIG. 3C into three crystalline epitaxial layers 358a, 358b, and 358c.

In one implementation, depth D1 of electrical isolation regions 360 and 361 can be substantially equal to thickness T1. In another implementation, depth D1 of electrical isolation regions 360 and 361 can be less than thickness T1, such that electrical isolation regions 360 and 361 extend into crystalline epitaxial layer 358, but not into porous silicon segment 354 or regions 336 and 338 of bulk silicon substrate 352. In various implementations, locally oxidized silicon (LOCOS) can be used instead of or in addition to electrical isolation regions 360 and 361. In various implementations, electrical isolation regions 360 and 361 can extend into porous silicon segment 354, but not into regions 336 and 338 of bulk silicon substrate 352, or vice versa. In various implementations, semiconductor structure 346 includes additional electrical isolation regions.

Crystalline epitaxial layers 358a, 358b, and 358c can also be implanted with a dopant. In the present implementation, crystalline epitaxial layers 358a, 358b, and 358c are implanted with boron or other appropriate P-type dopant. In another implementation, one, two, or all of crystalline epitaxial layers 358a, 358b, and 358c can be implanted with phosphorus or other appropriate N-type dopant. One or more masks can be utilized to define portions of crystalline epitaxial layers 358a, 358b, and 358c that will be implanted with dopants. In one implementation, crystalline epitaxial layers 358a, 358b, and 358c are implanted with a dopant after forming electrical isolation regions 360 and 361. In another implementation, crystalline epitaxial layer 358 in FIG. 3C can be implanted with dopants before forming electrical isolation regions 360 and 361. In this implementation, electrical isolation regions 360 and 361 can be formed in a uniform implant region, between two implant regions having different types or concentrations, and/or where two implant regions overlap.

As described below, electrical isolation regions 360 and 361 reduce RF signal interference across crystalline epitaxial layers 358*a*, 358*b*, and 358*c*. Electrical isolation regions 360 and 361 are considered optional in that semiconductor structures according to the present application can be formed without electrical isolation regions 360 and 361.

FIG. 3E illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with actions 248*a* and 248*b* in the flowchart of FIG. 2 according to one implementation of the present application. In semiconductor structure 348 of FIG. 3E, transistors 318*a*, 318*b*, 5 and 318*c* are formed in crystalline epitaxial layer 358*a*. Similarly, transistor 304 is formed in crystalline epitaxial layer 358*b*. Electrical isolation region 360 separates transistor 304 from transistors 318*a*, 318*b*, and 318*c*.

Transistors **318***a*, **318***b*, and **318***c* in FIG. **3**E may gener-10 ally correspond to transistors **118***a*, **118***b*, and **118***c* (or transistors **126***a*, **126***b*, and **126***c*) utilized in RF switch **112** in FIG. **1**. Transistor **318***a* includes source/drain junctions **321***a* and **321***b*, gate **324***a*, lightly doped regions **362***a*, gate oxide **364***a*, and spacers **366***a*. Transistor **318***b* includes 15 source/drain junctions **321***b* and **321***c*, gate **324***b*, lightly doped regions **362***b*, gate oxide **364***b*, and spacers **366***b*. Transistor **318***c* includes source/drain junctions **321***c* and **321***d*, gate **324***c*, lightly doped regions **362***c*, gate oxide **364***c*, and spacers **366***c*. Source/drain junction **321***b* is 20 shared by semiconductor devices **318***a* and **318***b*; source/ drain junction **321***c* is shared by semiconductor devices **318***b* and **318***c*.

Transistor 304 in FIG. 3E can be utilized in an amplifier, such as PA 104 (or LNA 108) in FIG. 1. Transistor 304 25 includes source/drain junctions 321*e* and 321*f*, gate 324*d*, lightly doped regions 362*d*, gate oxide 364*d*, and spacers 366*d*. In one implementation, transistor 304 can be utilized as part of a logic circuit. Transistor 304 is considered optional in that semiconductor structures according to the 30 present application can be formed without transistor 304.

Gates 324*a*, 324*b*, 324*c*, and 324*d* can comprise, for example, polycrystalline silicon (polySi). Source/drain junctions 321*a*, 321*b*, 321*c*, 321*d*, 321*e*, and 321*f* can be implanted with a dopant of a different type than their 35 corresponding crystalline epitaxial layer 358*a* or 358*b*. Lightly doped regions 362*a*, 362*b*, 362*c*, and 362*d* can be implanted with a dopant of the same type as their adjacent source/drain junction, but having a lower concentration. Gate oxides 364*a*, 364*b*, 364*c*, and 364*d* can comprise, for 40 example, silicon dioxide (SiO₂). Spacers 366*a*, 366*b*, 366*c*, and 366*d* can comprise, for example, silicon nitride (SiN).

In the present implementation, depth D2 of source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f is substantially less than thickness T1 of crystalline epitaxial 45 layers 358a, 358b, and 358c, such that source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f are not in contact with porous silicon segment 354. In one implementation, source/drain junctions 321a, 321b, 321c, and 321d are implanted with an N-type dopant (or a P-type dopant in 50 some implementations) in one action, and source/drain junctions 321e and 321f are implanted with an N-type dopant (or a P-type dopant in some implementations) in another separate action. In one implementation, source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f are 55 implanted with an N-type dopant (or a P-type dopant in some implementations) concurrently in a single action. In various implementations, silicide can be situated over source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f and/or gates 324a, 324b, 324c, and 324d. In various 60 implementations, semiconductor structure 348 can include more or fewer transistors in crystalline epitaxial layers 358a, 358b, and 358c. For example, another transistor (not shown) can be situated in crystalline epitaxial layer 358c, separated from transistors 318a, 318b, and 318c by electrical isolation 65 region 361. In various implementations, crystalline epitaxial layers 358a, 358b, 358c can include other types of semi8

conductor devices instead of or in addition to transistors 318*a*, 318*b*, 318*c*, and 304, such as diodes.

Because semiconductor structure 348 includes porous silicon segment 354, semiconductor structure 348 reduces RF signal leakage from transistors 318a, 318b, and 318c to ground. Further, porous silicon segment 354 reduces RF signal interference between the different devices built in crystalline epitaxial layers 358a, 358b, and 358c. Pores in porous silicon segment 354 decrease its effective dielectric constant and increase its resistivity. In semiconductor structure 348 in FIG. 3E, porous silicon segment 354 has a dielectric constant significantly less than the dielectric constant of bulk silicon substrate 352. For example, bulk silicon substrate 352 may have a dielectric constant of approximately 11.7, and porous silicon segment 354 may have a dielectric constant significantly less than 11.7. In particular, porous silicon segment 354 can have a dielectric constant from approximately 2.0 to approximately 4.0.

In semiconductor structure 348 in FIG. 3E, utilizing porous silicon segment 354, with its low dielectric constant, reduces parasitic capacitance between crystalline epitaxial layer 358a and bulk silicon substrate 352. Accordingly, RF signals are less likely to leak from transistors 318a, 318b, and 318c in crystalline epitaxial layer 358a to bulk silicon substrate 352. For example, in one implementation, transistors 318a, 318b, and 318c are utilized to maintain RF switch 112 (shown in FIG. 1) in an OFF state, and bulk silicon substrate 352 functions as a ground. In their OFF states, transistors 318a, 318b, and 318c create a high resistance path along source/drain junctions 321a, 321b, 321c, and 321d. In this OFF state, the RF signals would have been subject to a significant adverse impact of parasitic capacitances with bulk silicon substrate 352 if porous silicon segment 354 were not utilized. In other words, the RF signals could easily leak from transistors 318a, 318b, and **318***c* to ground, increasing OFF state parasitic capacitance and negatively impacting the performance of semiconductor structure 348. Where transistors 318a, 318b, and 318c are transistors utilized to maintain RF switch 112 (shown in FIG. 1) in an ON state, RF signal leakage, absent porous silicon segment 354, could also result in a higher insertion loss.

Because semiconductor structure 348 includes porous silicon segment 354 in combination with electrical isolation region 360, semiconductor structure 348 also reduces RF signal interference from transistor 304 to transistors 318a, 318b, 318c, and vice versa. If porous silicon segment 354 and electrical isolation region 360 were not utilized, RF signals from semiconductor device 304 could propagate through crystalline epitaxial layers 358b and 358a and/or bulk silicon substrate 352, and interfere with transistors 318a, 318b, 318c and generate additional undesirable noise in transistors 318a, 318b, 318c. Where transistor 304 is utilized in PA 104 (shown in FIG. 1) in an RF transmit path, these consequences could be amplified. Similarly, porous silicon segment 354 in combination with electrical isolation region 361 reduces RF signal interference from crystalline epitaxial layer 358c to transistors 318a, 318b, 318c, and vice versa. Together, the low dielectric constant of porous silicon segment 354 and electrical insulation of electrical isolation regions 360 and 361 reduce RF signal leakage and interference through crystalline epitaxial layers 358a, 358b, and 358c and/or bulk silicon substrate 352. The RF signal leakage and interference are especially reduced where depth D1 of electrical isolation regions 360 and 361 is equal to or greater than thickness T1 of crystalline epitaxial layers 358a, 358b, and 358c.

Semiconductor structure 348 in FIG. 3E can achieve this reduced RF signal leakage without using costly substrate materials, such as quartz or sapphire, and also without requiring costly and/or specialized fabrication techniques used to create trap-rich silicon-on-insulator (SOI) structures, 5 such as smart cut techniques. As described above, porous silicon segment 354 can have a dielectric constant from approximately 2.0 to approximately 4.0, comparable to a buried oxide (BOX) in an SOI structure having a dielectric constant of approximately 3.7. Porous silicon segment 354 can be situated over region 334 of bulk silicon substrate 352, and included in semiconductor structure 348 by various fabrication techniques. Thereafter, as discussed above, porous silicon segment 354 can be annealed and serve as a high-quality template for growth of crystalline epitaxial 15 layer 358 (shown in FIG. 3C), in which transistors 318a, 318b, 318c, and 304 are formed.

Because semiconductor structure **348** includes regions **336** and **338** of bulk silicon substrate **352** adjacent to porous silicon segment **354**, semiconductor structure **348** easily 20 accommodates body contacts for transistors, such as transistor **304**. Fewer body contacts can be used in crystalline epitaxial layers **358***b* and **358***c* than in crystalline epitaxial layer **358***a*, since crystalline epitaxial layers **358***b* and **358***c* are situated over regions **336** and **338**, respectively, of bulk 25 silicon substrate **352** having relatively low resistivity compared to porous silicon segment **354** that underlies crystalline epitaxial layer **358***a*. Accordingly, semiconductor structure **348** achieves high device density since in areas outside of RF transistor areas (i.e., outside of crystalline epitaxial 30 layer **358***a*), fewer body contacts are needed.

Further, regions 336 and 338 of bulk silicon substrate 352 adjacent to porous silicon segment 354 increase heat dissipation from crystalline epitaxial layers 358a and 358c. As described above, in semiconductor structure 348 in FIG. 3E, 35 regions 336 and 338 of bulk silicon substrate 352 have a thermal conductivity much greater than a BOX in an SOI structure. For example, bulk silicon substrate 352 may have a thermal conductivity of approximately one hundred fifty watts per meter-kelvin (150 W/(m·K)), whereas the BOX 40 may have a thermal conductivity of approximately one and a half watts per meter-kelvin (1.5 W/(m·K)). Accordingly, high power devices, such transistor 304 utilized in PA 104 (shown in FIG. 1), can be integrated in the same semiconductor structure 348 with transistors 318a, 318b, and 318c 45 without overheating, while also accommodating reduced RF signal leakage. This integration generally reduces losses when connections are ultimately formed between transistor 304 and one of transistors 318a, 318b, and 318c.

FIG. 3F illustrates a cross-sectional view of a portion of 50 a semiconductor structure processed in accordance with actions 248a and 248b in the flowchart of FIG. 2 according to one implementation of the present application. Semiconductor structure 348 of FIG. 3F represents an alternative implementation to semiconductor structure 348 of FIG. 3E. 55 Semiconductor structure 348 of FIG. 3F is similar to semiconductor structure 348 of FIG. 3E, except that, in semiconductor structure 348 of FIG. 3F, depth D3 of source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f is substantially equal to thickness T1 of crystalline epitaxial layers 60 358a, 358b, and 358c, such that source/drain junctions 321a, 321b, 321c, and 321d are in contact with porous silicon segment 354, and such that source/drain junctions 321e and 321f are in contact with region 336 of bulk silicon substrate 352. In semiconductor structure 348 of FIG. 3E, shallow 65 source/drain junctions 321a, 321b, 321c, and 321d improve performance of transistors 318a, 318b, and 318c by reducing

junction capacitances. In semiconductor structure **348** of FIG. **3**F, deeper source/drain junctions **321***e* and **321***f* improve performance of transistor **304** by improving high current and high voltage handling. Other than the differences described above, semiconductor structure **348** of FIG. **3**F may have any implementations and advantages described above with respect to semiconductor structure **348** of FIG. **3**E.

From the above description it is manifest that various techniques can be used for implementing the concepts described in the present application without departing from the scope of those concepts. Moreover, while the concepts have been described with specific reference to certain implementations, a person of ordinary skill in the art would recognize that changes can be made in form and detail without departing from the scope of those concepts. As such, the described implementations are to be considered in all respects as illustrative and not restrictive. It should also be understood that the present application is not limited to the particular implementations, and substitutions are possible without departing from the scope of the present disclosure.

The invention claimed is:

1. A semiconductor structure comprising:

- a porous semiconductor segment adjacent to a first region of a substrate;
- at least one crystalline epitaxial layer situated over said porous semiconductor segment and over said first region of said substrate;
- a first semiconductor device situated in said at least one crystalline epitaxial layer over said porous semiconductor segment;
- a second semiconductor device situated in said at least one crystalline epitaxial layer over said first region of said substrate but not over said porous semiconductor segment;
- said first region of said substrate having a first dielectric constant, and said porous semiconductor segment having a second dielectric constant that is substantially less than said first dielectric constant such that said porous semiconductor segment reduces signal leakage from said first semiconductor device.

2. The semiconductor structure of claim 1, wherein a second region of said substrate is situated under said porous semiconductor segment and under said first region of said substrate.

3. The semiconductor structure of claim 1, further comprising:

an electrical isolation region separating said first and second semiconductor devices.

4. The semiconductor structure of claim 3, wherein a depth of said electrical isolation region is equal to or greater than a thickness of said at least one crystalline epitaxial layer.

5. The semiconductor structure of claim **1**, wherein said first semiconductor device is a transistor utilized in a radio frequency (RF) switch.

6. The semiconductor structure of claim 5, wherein a depth of a source/drain junction of said transistor is substantially less than a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is not in contact with said porous semiconductor segment.

7. The semiconductor structure of claim 5, wherein a depth of a source/drain junction of said transistor is substantially equal to a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is in contact with said porous semiconductor segment.

8. A semiconductor structure comprising:

a porous silicon segment adjacent to a first region of a bulk silicon substrate;

- at least one crystalline epitaxial layer situated over said porous silicon segment and over said first region of said 5 bulk silicon substrate;
- a first transistor situated in said at least one crystalline epitaxial layer over said porous silicon segment;
- a second transistor situated in said at least one crystalline epitaxial layer over said first region of said bulk silicon 10 substrate but not over said porous silicon segment;
- an electrical isolation region separating said first and second transistors.

9. The semiconductor structure of claim **8**, wherein a second region of said bulk silicon substrate is situated under 15 said porous silicon segment and under said first region of said bulk silicon substrate.

10. The semiconductor structure of claim **8**, wherein a depth of said electrical isolation region is equal to or greater than a thickness of said at least one crystalline epitaxial 20 layer.

11. The semiconductor structure of claim 8, wherein said first transistor is utilized in a radio frequency (RF) switch.

12. The semiconductor structure of claim 8, wherein a depth of a source/drain junction of said first transistor is 25 substantially less than a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is not in contact with said porous silicon segment.

13. The semiconductor structure of claim **8**, wherein a depth of a source/drain junction of said first transistor is 30 substantially equal to a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is in contact with said porous silicon segment.

14. A semiconductor structure comprising:

a porous silicon segment adjacent to a bulk silicon sub- 35 strate;

- at least one crystalline epitaxial layer having a first region situated over said porous silicon segment;
- said at least one crystalline epitaxial layer having a second region situated over said bulk silicon substrate but not over said porous silicon segment;
- an electrical isolation region separating said first region of said at least one crystalline epitaxial layer from said second region of said at least one crystalline epitaxial layer.

15. The semiconductor structure of claim **14**, wherein a depth of said electrical isolation region is equal to or greater than a thickness of said at least one crystalline epitaxial layer.

16. The semiconductor structure of claim 14, wherein a first semiconductor device is situated in said first region of said at least one crystalline epitaxial layer and a second semiconductor device is situated in said second region of said at least one crystalline epitaxial layer.

17. The semiconductor structure of claim 16, wherein said first semiconductor device is a first transistor and wherein a depth of a source/drain junction of said first transistor is substantially less than a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is not in contact with said porous silicon segment.

18. The semiconductor structure of claim 16, wherein said first semiconductor device is a first transistor and wherein a depth of a source/drain junction of said first transistor is substantially equal to a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is in contact with said porous silicon segment.

19. The semiconductor structure of claim **16**, wherein said first semiconductor device is a first transistor that is utilized in a radio frequency (RF) switch.

* * * * *
Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 73 of 130 Page ID #:244

Exhibit 4

Case 8:22-cv-00867-CJC-KES Document 13



US011145572B2

(12) United States Patent

Howard

(54) SEMICONDUCTOR STRUCTURE HAVING THROUGH-SUBSTRATE VIA (TSV) IN POROUS SEMICONDUCTOR REGION

- (71) Applicant: Newport Fab, LLC, Newport Beach, CA (US)
- (72) Inventor: David J. Howard, Irvine, CA (US)
- (73) Assignee: Newport Fab, LLC, Newport Beach, CA (US)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 16/703,367
- (22) Filed: Dec. 4, 2019

(65) Prior Publication Data

US 2021/0111101 A1 Apr. 15, 2021

Related U.S. Application Data

- (63) Continuation-in-part of application No. 16/598,803, filed on Oct. 10, 2019, and a continuation-in-part of application No. 16/597,779, filed on Oct. 9, 2019.
- (51) Int. Cl.

H01L 23/48	(2006.01)
H01L 23/00	(2006.01)
H01L 21/768	(2006.01)
H01L 23/373	(2006.01)

- (52) U.S. Cl.
 - CPC H01L 23/481 (2013.01); H01L 21/76831 (2013.01); H01L 21/76898 (2013.01); H01L 23/3733 (2013.01); H01L 23/562 (2013.01)
- (58) Field of Classification Search
 - CPC . H01L 23/481; H01L 23/562; H01L 23/3733; H01L 23/48; H01L 23/00; H01L 23/373; H01L 21/768; H01L 21/76831; H01L 21/76898

(10) Patent No.: US 11,145,572 B2 (45) Date of Patent: Oct. 12, 2021

(56) **References Cited**

U.S. PATENT DOCUMENTS

B1	4/2002	Joyner et al.
B2	9/2008	Langdo et al.
B2 *	8/2010	Lochtefeld H01L 21/02538
		257/190
B1	7/2016	Cheng et al.
B1 *	5/2020	Shank H01L 29/0649
A1	11/2002	Choe et al.
A1	6/2004	Azuma et al.
A1*	7/2004	Sadana H01L 21/0245
		438/510
A1*	5/2007	Rub H01L 29/0653
		257/329
A1	2/2008	Cheng et al.
A1	8/2009	Cheng et al.
A1	8/2010	Wang et al.
A1	7/2013	Moslehi et al.
A1	7/2013	Moslehi et al.
	(Con	tinued)
	B1 B2 B2* B1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1	B1 4/2002 B2 9/2008 B2 * 8/2010 B1 7/2016 B1 * 5/2020 A1 6/2004 A1 * 7/2004 A1 * 5/2007 A1 2/2008 A1 8/2009 A1 8/2007 A1 8/2007 A1 7/2013 A1 7/2013

Primary Examiner — Alexander O Williams

(74) Attorney, Agent, or Firm — Farjami & Farjami LLP

(57) ABSTRACT

A semiconductor structure includes a semiconductor substrate, a porous semiconductor region within the semiconductor substrate, and through-substrate via (TSV) within the porous semiconductor region. The porous semiconductor region causes the semiconductor structure and/or the TSV to withstand thermal and mechanical stresses. Alternatively, the semiconductor structure includes a semiconductor buffer ring within the porous semiconductor region, and the TSV within the semiconductor buffer ring.

21 Claims, 25 Drawing Sheets



US 11,145,572 B2 Page 2

(56) **References** Cited

U.S. PATENT DOCUMENTS

2013/0249047	A1 $*$	9/2013	Hung H01L 21/76898
			257/506
2013/0279137	A1*	10/2013	Gardner H01G 11/26
			361/782
2013/0288418	A1*	10/2013	Wang H01L 31/035281
			438/68
2014/0061757	A1	3/2014	Kim et al.
2014/0264630	A1*	9/2014	Huang H01L 21/76898
			257/401
2015/0021698	A1	1/2015	Ando et al.
2015/0137388	A1*	5/2015	Kim H01L 23/562
			257/774
2015/0262911	A1*	9/2015	Chen H01L 23/481
			257/757
2016/0020145	A1*	1/2016	Lee H01L 21/3083
2010/0020110		1/2010	438/400
2016/0336428	A 1	11/2016	Cheng et al
2017/0352592	A1*	12/2017	Faroog H01L 28/92
2018/0166475	A1*	6/2018	Chen H01L 27/1463
2018/0226471	AI	8/2018	Hille et al
2018/0277632	AI	9/2018	Fanelli et al.
2018/0337211	ÂÎ	11/2018	Su et al.
2019/0002275	A1*	1/2019	Chang
2019/0148570	Al	5/2019	Wu et al.
2020/0212383	A1*	7/2020	Collins H01M 50/213
2020/0212492	A1*	7/2020	Collins H01M 50/411
2020/0335826	A1*	10/2020	Collins H01M 4/78

* cited by examiner







Oct. 12, 2021

Sheet 2 of 25







U.S. Patent

Oct. 12, 2021

Sheet 3 of 25



U.S. Patent

Oct. 12, 2021

Sheet 4 of 25





Oct. 12, 2021

Sheet 5 of 25



Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 81 of 130 Page ID #:252

U.S. Pate	ent
-----------	-----

Oct. 12, 2021

Sheet 6 of 25

US 11,145,572 B2





FIG. 2E

U.S. Patent	
-------------	--

Sheet 7 of 25







Oct. 12, 2021

Sheet 8 of 25







FIG. 3



Oct. 12, 2021

Sheet 10 of 25



Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 86 of 130 Page ID #:257

U.S. Patent

Oct. 12, 2021

Sheet 11 of 25

US 11,145,572 B2



428



Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 87 of 130 Page ID #:258

U.S. Patent	Oct. 12, 2021	Sheet 12 of 25	US 11,145,572 B2
			0.0 11,1 10,074 D



U.S. Patent

Oct. 12, 2021

Sheet 13 of 25

US 11,145,572 B2



FIG. 4D

U.S. Patent

Oct. 12, 2021

Sheet 14 of 25

US 11,145,572 B2



FIG. 4E



Sheet 15 of 25

US 11,145,572 B2



Exhibit 4 Page 90





U.S. Patent

Oct. 12, 2021

Sheet 17 of 25



Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 93 of 130 Page ID #:264

U.S.	Patent

Oct. 12, 2021

Sheet 18 of 25







U.S. Pater	t Oct. 12, 2021	Sheet 19 of 25	US 11,145,572 B2





Oct. 12, 2021

Sheet 20 of 25



Exhibit 4 Page 95

U.S. Patent	Oct. 12, 2021	Sheet 21 of 25	US 11,145,572 B2
-------------	---------------	----------------	------------------



FIG. 6E

S. Patent
S. Patent

Sheet 22 of 25







Sheet 23 of 25





U.S. Patent

Oct. 12, 2021

Sheet 24 of 25



U.S. Patent	Oct. 12, 2021	Sheet 25 of 25	US 11,145,572 B2
	/		, ,





5

20

SEMICONDUCTOR STRUCTURE HAVING THROUGH-SUBSTRATE VIA (TSV) IN POROUS SEMICONDUCTOR REGION

CLAIMS OF PRIORITY

The present application is a continuation-in-part of and claims the benefit of and priority to application Ser. No. 16/597,779 filed on Oct. 9, 2019 and titled "Semiconductor Structure Having Porous Semiconductor Layer for RF 10Devices,". The present application is also a continuation-inpart of and claims the benefit of and priority to application Ser. No. 16/598,803 filed on Oct. 10, 2019, titled "Semiconductor Structure Having Porous Semiconductor Segment for RF Devices and Bulk Semiconductor Region for Non-RF Devices,". The disclosures and contents of the above-identified applications are hereby incorporated fully by reference into the present application.

BACKGROUND

As known in the art, through-silicon (or through-substrate) vias (TSVs) generally pass through the entire bulk silicon substrate, and are utilized to, for example, create robust electrical connections. In "3D" integrated circuits where a semiconductor die connects to a printed circuit board or to another stacked semiconductor die, numerous TSVs might be used. However, TSVs have a high coefficient of thermal expansion (CTE) compared to bulk silicon; for example, approximately seventeen parts per million per degree Celsius (17 ppm/° C.) versus approximately three parts per million per degree Celsius (3 ppm/° C.), respectively. When the semiconductor structure is subjected to high temperatures, such as during operation of power amplifiers, during high ambient temperatures, or during BEOL processing utilized to form metallizations and other structures, this CTE mismatch increases the susceptibility of the 35 semiconductor structure to thermal stresses. Also, significant shifts in ambient temperatures, i.e. temperatures getting too low or too high, may place the semiconductor structure under thermal stress. These thermal stresses could cause a variety of defects, such as cracking, metal diffusion, and/or $\ ^{40}$ current crowding.

Bulk silicon is also relatively rigid, and may have a Young's modulus of elasticity of approximately one hundred sixty gigapascals (160 GPa). The semiconductor structure with the TSVs may not withstand mechanical stresses when 45 subjected to high forces, such as forces from chemical machine polishing (CMP) utilized to form metallizations and other structures, or forces from a semiconductor packaging process. These mechanical stresses could also cause

Thus, there is need in the art for robust semiconductor structures including TSVs that effectively withstand thermal and mechanical stresses.

SUMMARY

The present disclosure is directed to a semiconductor structure having a through-substrate via (TSV) in a porous semiconductor region, substantially as shown in and/or described in connection with at least one of the figures, and 60 as set forth in the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a flowchart of an exemplary method for 65 manufacturing a semiconductor structure according to one implementation of the present application.

2

FIG. 2A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 1 according to one implementation of the present application.

FIG. 2B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 1 according to one implementation of the present application.

FIG. 2C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 1 according to one implementation of the present application.

FIG. 2D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 1 according to one implementation of the present application.

FIG. 2E illustrates a top cross-sectional view of a portion of a semiconductor structure corresponding to the semiconductor structure in FIG. 2D according to one implementation of the present application.

FIG. 2F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 1 according to one implementation of the present application.

FIG. 2G illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 1 according to one implementation of the present application.

FIG. 3 illustrates a flowchart of an exemplary method for manufacturing a semiconductor structure according to one implementation of the present application.

FIG. 4A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 3 according to one implementation of the present application.

FIG. 4B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 3 according to one implementation of the present application.

FIG. 4C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 3 according to one implementation of the present application.

FIG. 4D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 3 according to one implementation of the present application.

FIG. 4E illustrates a cross-sectional view of a portion of cracking and other defects, just as thermal stresses would. 50 a semiconductor structure processed in accordance with the flowchart of FIG. 3 according to one implementation of the present application.

> FIG. 4F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the 55 flowchart of FIG. 3 according to one implementation of the present application.

FIG. 5 illustrates a flowchart of an exemplary method for manufacturing a semiconductor structure according to one implementation of the present application.

FIG. 6A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 5 according to one implementation of the present application.

FIG. 6B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 5 according to one implementation of the present application.

FIG. **6**C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. **5** according to one implementation of the present application.

FIG. **6**D illustrates a cross-sectional view of a portion of ⁵ a semiconductor structure processed in accordance with the flowchart of FIG. **5** according to one implementation of the present application.

FIG. **6**E illustrates a top cross-sectional view of a portion of a semiconductor structure corresponding to the semiconductor structure in FIG. **6**D according to one implementation of the present application.

FIG. **6**F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the 15 flowchart of FIG. **5** according to one implementation of the present application.

FIG. **6**G illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. **5** according to one implementation of the ₂₀ present application.

FIG. 7A illustrates a cross-sectional view of a portion of a semiconductor structure according to one implementation of the present application.

FIG. 7B illustrates a cross-sectional view of a portion of ²⁵ a semiconductor structure corresponding to the semiconductor structure in FIG. 7A according to one implementation of the present application.

DETAILED DESCRIPTION

The following description contains specific information pertaining to implementations in the present disclosure. The drawings in the present application and their accompanying detailed description are directed to merely exemplary imple-35 mentations. Unless noted otherwise, like or corresponding elements among the figures may be indicated by like or corresponding reference numerals. Moreover, the drawings and illustrations in the present application are generally not to scale, and are not intended to correspond to actual relative 40 dimensions.

FIG. 1 illustrates a flowchart of an exemplary method for manufacturing a semiconductor structure according to one implementation of the present application. Structures shown in FIGS. 2A through 2G illustrate the results of performing 45 actions 102 through 112 shown in the flowchart of FIG. 1. For example, FIG. 2A shows a semiconductor structure after performing action 102 in FIG. 1, FIG. 2B shows a semiconductor structure after performing action 104 in FIG. 1, and so forth. 50

Actions **102** through **112** shown in the flowchart of FIG. **1** are sufficient to describe one implementation of the present inventive concepts. Other implementations of the present inventive concepts may utilize actions different from those shown in the flowchart of FIG. **1**. Certain details and features 55 have been left out of the flowchart of FIG. **1** that are apparent to a person of ordinary skill in the art. For example, an action may consist of one or more sub-actions or may involve specialized equipment or materials, as known in the art. Moreover, some actions, such as masking and cleaning 60 actions, may be omitted so as not to distract from the illustrated actions.

FIG. 2A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with the flowchart of FIG. 1 according to one implementation of the 65 present application. As shown in FIG. 2A, semiconductor structure 202 is provided. Semiconductor structure 202 4

includes bulk silicon substrate 220, porous silicon region 222, semiconductor device 224, and interlayer dielectric 226.

In the present implementation, bulk silicon substrate **220** is a P– or P+ type single crystal silicon substrate. In various implementations, bulk silicon substrate **220** may be any other type of substrate. For example, bulk silicon substrate **220** can comprise germanium (Ge). In various implementations, bulk silicon substrate **220** can have a thickness of approximately seven hundred microns (700 μ m) or greater or less.

Porous silicon region 222 is situated within bulk silicon substrate 220. Porous silicon region 222 is a silicon region having voids, or pores, therein. Within porous silicon region 222, the pores can have any orientation, branching, fill, or other morphological characteristic known in the art. Porous silicon region 222 can be formed by using a top-down technique, where portions of bulk silicon substrate 220 are removed to generate pores. In one implementation, a hardmask is formed over bulk silicon substrate 220 to expose a segment thereof. Then, porous silicon region 222 is formed by electrochemical etching the exposed segment of bulk silicon substrate 220 using hydrofluoric acid (HF). Alternatively, porous silicon region 222 can be formed by stain etching, photoetching, or any other top-down technique known in the art.

In various implementations, porous silicon region 222 can also be formed by using a bottom-up technique, where deposition results in a silicon region having voids. For example, porous silicon region 222 can be formed by low-temperature high-density plasma (HDP) deposition, plasma hydrogenation of an amorphous layer, laser ablation, or any other bottom-up technique known in the art. Depth D1 represents the depth of porous silicon region 222 measured from the top surface of bulk silicon substrate 220. In various implementations, depth D1 of porous silicon region 222 can be approximately two hundred fifty microns (250 μ m). In various implementations, porous silicon region 222 can have any other depth. In various implementations, porous silicon region 222 may be a semiconductor material other than silicon.

Semiconductor structure 202 includes semiconductor device 224. In the present implementation, semiconductor device 224 is a transistor. In various implementations, semiconductor device 224 can be a power amplifier, a filter, a mixer, a diode, or a micro-electromechanical systems (MEMS) device. In various implementations, semiconductor device 224 can be an active circuit comprising multiple active devices, or comprising passive devices in combination with at least one active device. As described below, semiconductor device 224 can be a source of stress in semiconductor structure 202.

Interlayer dielectric **226** is situated over bulk silicon substrate **220**, porous silicon region **222**, and semiconductor device **224**. Interlayer dielectric **226** can comprise, for example, silicon dioxide (SiO₂), phosphosilicate glass (PSG), or another dielectric. Interlayer dielectric **226** and semiconductor device **224** can correspond to a front-end-of-line (FEOL) in an integrated circuit (IC) process. Electrical connectors (not shown in FIG. **2A**) for connecting to semiconductor device **224** can be situated in interlayer dielectric **226**.

FIG. 2B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 104 in the flowchart of FIG. 1 according to one

implementation of the present application. As shown in FIG. 2B, in semiconductor structure 204, trench 228 is formed in porous silicon region 222.

Trench 228 extends through interlayer dielectric 226 and into porous silicon region 222. In one implementation, 5 trench 228 is formed using a fluorine-based anisotropic etch. In another implementation, trench 228 is formed using the Bosch etch process known in the art. Notably, because the etch rate of porous silicon is generally faster than the etch rate of bulk silicon, trench 228 formed in porous silicon 10 region 222 can be formed faster than a trench formed in bulk silicon.

Depth D2 represents the depth of trench 228 measured fro the top surface of bulk silicon substrate 220 that may or may not be as great as depth D1 of porous silicon region 222. In 15 the present implementation, depth D1 of porous silicon region 222 in bulk silicon substrate 220 is substantially equal to depth D2 of trench 228. Alternatively, depth D1 of porous silicon region 222 can be greater than depth D2 of trench 228. The timing of an etching action utilized to form 20 trench 228 can be shortened to ensure that depth D1 of porous silicon region 222 is greater than depth D2 of trench 228. In various implementations, depth D2 of trench 228 can range from approximately fifty microns to approximately two hundred fifty microns (50 µm-250 µm), while a width of 25 trench 228 can range from approximately three microns to approximately fifty microns (3 µm-50 µm). In various implementations, the aperture of trench 228 (not shown in FIG. 2B) can have a circular shape, a rectangular shape, or any other shape.

In FIG. 2B, trench 228 is formed after semiconductor device 224 and interlayer dielectric 226, but before any interconnect metal levels of a back-end-of-line multi-level metallization (BEOL MLM). In one implementation, trench 228 can be formed before semiconductor device 224 and 35 interlayer dielectric 226. In this implementation, trench 228 can extend through porous silicon region 222, without extending through interlayer dielectric 226. In another implementation, trench 228 can be formed as part of a BEOL MLM (not shown in FIG. 2B) situated over interlayer 40 dielectric 226. For example, trench 228 can extend from a third interconnect metal level (i.e., M3) into porous silicon region 222. In yet another implementation, trench 228 can be formed after a BEOL MLM (not shown in FIG. 2B).

FIG. 2C illustrates a cross-sectional view of a portion of 45 a semiconductor structure processed in accordance with action **106** in the flowchart of FIG. **1** according to one implementation of the present application. As shown in FIG. **2**C, in semiconductor structure **206**, dielectric liner **230** is formed in trench **228**. 50

Dielectric liner 230 lines trench 228. As shown in FIG. 2C, dielectric liner 230 is formed over porous silicon region 222 and interlayer dielectric 226 along sidewalls of trench 228, and over bulk silicon substrate 220 at a bottom of trench 228. Dielectric liner 230 can be formed, for example, by 55 plasma enhanced chemical vapor deposition (PECVD) or high density plasma CVD (HDP-CVD). Dielectric liner 230 can comprise, for example, silicon oxide (Si_XO_Y) . In various implementations, dielectric liner 230 is a low-k dielectric. In one implementation, the thickness of dielectric liner 230 can 60 range from approximately two hundred angstroms to approximately five hundred angstroms (200 Å-500 Å).

Where depth D1 (shown in FIG. 2B) of porous silicon region 222 is greater than depth D2 (shown in FIG. 2B) of trench 228, dielectric liner 230 can be formed over porous 65 silicon region 222 at a bottom of trench 228, rather than over bulk silicon substrate 220. As shown in FIG. 2C, dielectric 6

liner 230 is planarized with interlayer dielectric 226. In other implementations, segments of dielectric liner 230 can remain over interlayer dielectric 226. Dielectric liner 230 is considered optional in that semiconductor structures according to the present application can be formed without dielectric liner 230.

FIG. 2D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **108** in the flowchart of FIG. **1** according to one implementation of the present application. As shown in FIG. 2D, in semiconductor structure **208**, through-substrate via (TSV) **232** is formed in trench **228** over dielectric liner **230**.

TSV 232 can be formed, for example, by a damascene process. TSV 232 can comprise, for example, copper (Cu), aluminum (Al), or titanium (Ti). As shown in FIG. 2D, TSV 232 is planarized with interlayer dielectric 226. In other implementations, segments of a metal utilized to form TSV 232 can remain over interlayer dielectric 226 and/or dielectric liner 230. In various implementations, a barrier layer (not shown in FIG. 2D) can be formed prior to TSV 232.

In FIG. 2D, porous silicon region 222 has a coefficient of thermal expansion (CTE) that more closely matches a CTE of TSV 232, compared to a CTE of bulk silicon substrate 220. For example, bulk silicon substrate 220 may have a CTE of approximately three parts per million per degree Celsius (3 ppm/° C.), whereas TSV 232 comprising copper may have a CTE of approximately seventeen parts per million per degree Celsius (17 ppm/° C.). This CTE mismatch increases the susceptibility of semiconductor structure 208 and/or TSV 232 to thermal stresses. However, CTE of porous silicon is significantly greater than bulk silicon. As such, if porous silicon region 222 were not used, semiconductor structure 208 and/or TSV 232 may not withstand thermal stresses when subjected to high temperatures, such as during operation of semiconductor device 224, during high ambient temperatures, or during BEOL processing utilized to form metallizations and other structures over semiconductor structure 208. Also, significant shifts in ambient temperatures, temperatures getting too low or too high, may place semiconductor structure 208 under thermal stress. These thermal stresses could cause a variety of defects, such as cracking of TSV 232, dielectric liner 230, and/or bulk silicon substrate 220, or metal diffusion of TSV 232 into bulk silicon substrate 220. In contrast, porous silicon region 222 has a CTE significantly greater than the CTE of bulk silicon substrate 220. The CTE of porous silicon region 222 more closely matches the CTE of TSV 232. Accordingly, because TSV 232 is situated within porous silicon region 222, porous silicon region 222 causes semiconductor structure 208 and/or TSV 232 to withstand thermal stresses.

Porous silicon region 222 is also more deformable than bulk silicon substrate 220. For example, bulk silicon substrate 220 may be relatively rigid and have a Young's modulus of elasticity of approximately one hundred sixty gigapascals (160 GPa), whereas porous silicon region 222 may be relatively deformable and have a Young's modulus of elasticity of approximately sixty gigapascals (60 GPa). For porous silicon region 222, deformability generally increases as porosity increases. If porous silicon region 222 were not used, semiconductor structure 208 and/or TSV 232 may not withstand mechanical stresses when subjected to high forces, such as forces from chemical machine polishing (CMP) utilized to form metallizations and other structures, or forces from a semiconductor packaging process. These mechanical stresses could cause cracking of TSV 232, dielectric liner 230, and/or bulk silicon substrate 220. In

contrast, porous silicon region 222 is more deformable than bulk silicon substrate 220. Accordingly, because TSV 232 is situated within porous silicon region 222, porous silicon region 222 causes semiconductor structure 208 and/or TSV 232 to withstand mechanical stresses.

Further, porous silicon region 222 reduces signal leakage and parasitic capacitive coupling between TSV 232 and bulk silicon substrate 220. Pores in porous silicon region 222 decrease its effective dielectric constant and increase its resistivity. In semiconductor structure 208 in FIG. 2D, 10 porous silicon region 222 has a dielectric constant significantly less than the dielectric constant of bulk silicon substrate 220. For example, bulk silicon substrate 220 may have a dielectric constant of approximately 11.7, and porous silicon region 222 may have a dielectric constant signifi-15 cantly less than 11.7. In particular, porous silicon region 222 can have a dielectric constant from approximately 2.0 to approximately 4.0. As a result, in various implementations, dielectric liner 230 can be kept thin or not used altogether.

FIG. 2E illustrates a top cross-sectional view of a portion 20 of a semiconductor structure corresponding to the semiconductor structure in FIG. 2D according to one implementation of the present application. FIG. 2E represents a crosssectional view along line "2E-2E" in FIG. 2D.

As shown in FIG. 2E, semiconductor structure 208 25 includes bulk silicon substrate 220, porous silicon region 222, dielectric liner 230, and TSV 232. Porous silicon region 222 is situated within bulk silicon substrate 220, and TSV 232 is situated within porous silicon region 222. As described above, because porous silicon region 222 provides 30 better CTE matching with TSV 232 compared to bulk silicon substrate 220, and because porous silicon region 222 is more deformable compared to bulk silicon substrate 220, porous silicon region 222 causes semiconductor structure 208 and/ or TSV 232 to withstand thermal and mechanical stresses. In 35 the present implementation, porous silicon region 222, dielectric liner 230, and TSV 232 have a substantially circular shape. In various implementations, porous silicon region 222, dielectric liner 230, and TSV 232 can have a rectangular shape, or any other shape. 40

FIG. 2F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 110 in the flowchart of FIG. 1 according to one implementation of the present application. As shown in FIG. 2F, in semiconductor structure 210, electrical connection 45 layer 238 is formed over TSV 232 and over interlayer dielectric 226. Electrical connection layer 238 contains at least one electrical connector situated over front end 234 of TSV 232.

Electrical connection layer **238** can comprise generally ⁵⁰ any BEOL MLM suitable for semiconductor devices. Electrical connection layer **238** can also comprise a redistribution layer (RDL), micro bumps, and/or contact pads. Electrical connection layer **238** can also comprise a plurality of devices, such as integrated passive devices (IPDs; not shown ⁵⁵ in FIG. **2**F). Electrical connection layer **238** can be much larger than shown in FIG. **2**F.

Any electrical connector in electrical connection layer **238** can be situated over front end **234** of TSV **232**. For example, in one implementation, TSV **232** can be formed as 60 part of a BEOL MLM, and a third interconnect metal (i.e., M3) can be situated over front end **234** of TSV **232**. As another example, in one implementation, TSV **232** can be formed before interlayer dielectric **226**, and another via or an IPD can be situated over front end **234** of TSV **232**. As yet 65 another example, in one implementation, TSV **232** can be formed after a BEOL MLM, and a redistribution metal or a

micro bump can be situated over front end **234** of TSV **232**. In various implementations, the electrical connector situated over front end **234** of TSV **232** can comprise, for example, Cu, Al or Ti.

As described above, semiconductor structure 210 and/or TSV 232 can experience thermal and mechanical stresses. If porous silicon region 222 were not used, these stresses could cause defects in an electrical connector situated over front end 234 of TSV 232 in electrical connection layer 238. For example, thermal expansion of TSV 232 could create a shear force in a micro bump situated over front end 234 of TSV 232 and cause the micro bump to crack, which could also lead to current crowding. Although larger electrical connectors can be utilized to help withstand stress, using larger electrical connectors also prohibits downsizing and reduces interconnect density. Moreover, in "3D" integrated circuits where semiconductor structure 210 connects to a printed circuit board or to another stacked semiconductor structure, numerous TSVs might be used, exacerbating these effects. In semiconductor structure 210 in FIG. 2F, because TSV 232 is situated within porous silicon region 222, porous silicon region 222 causes electrical connectors in electrical connection layer 238 to withstand thermal and mechanical stresses, without reducing interconnect density.

As shown in FIG. 2F, electrical connection layer 238 is temporarily bonded with carrier wafer 242 by bonding layer 240. In various implementations, carrier wafer 242 can be glass, quartz, or silicon. In various implementations, bonding layer 240 is a curable polymeric adhesive or a thermoplastic adhesive utilized to bond electrical connection layer 238 with carrier wafer 242. Alternatively, electrical connection layer 238 can be bonded with carrier wafer 242 using any other bonding technique known in the art. Carrier wafer 242 allows semiconductor structure 210 to be flipped such that carrier wafer 242 is on bottom and bulk silicon substrate 220 is on top, to allow subsequent fabricating actions to be performed on bulk silicon substrate 220.

FIG. 2G illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 112 in the flowchart of FIG. 1 according to one implementation of the present application. As shown in FIG. 2G, in semiconductor structure 212, porous silicon region 222 and bulk silicon substrate 220 are both etched, and back end 236 of TSV 232 is revealed from backside 244 of bulk silicon substrate 220.

Bulk silicon substrate **220** can be thinned using a wafer grind and/or CMP prior to revealing back end **236** of TSV **232**. Then, a wet etch, for example, using potassium hydroxide (KOH) or tetramethylammonium hydroxide (TMAH), or a dry plasma etch, for example, using sulfur hexafluoride (SF6), can be utilized to etch porous silicon region **222** and bulk silicon substrate **220** without etching dielectric liner **230** and TSV **232**. Then, a portion of dielectric liner **230** over back end **236** of TSV **232** can be removed by CMP to reveal back end **236** of TSV **232**. Back end **236** of TSV **232** can also be polished when dielectric liner **230** is polished. Then, electrical connectors and/or other packaging (not shown in FIG. **2**G) can be formed over back end **236** of TSV **232**.

In an alternative implementation, after etching porous silicon region 222 and bulk silicon substrate 220, a dielectric layer (not shown in FIG. 2G) can be formed over porous silicon region 222, bulk silicon substrate 220, and dielectric liner 230. Then, CMP can be utilized to remove dielectric liner 230 from back end 236 of TSV 232, and to concurrently planarize the dielectric layer (not shown in FIG. 2G) with back end 236 of TSV 232. In another implementation,

after etching porous silicon region 222 and bulk silicon substrate 220, a portion of dielectric liner 230 over back end 236 of TSV 232 can be removed by a fluorine-based wet etch. In yet another implementation, back end 236 of TSV 232 can be exposed by using a single CMP action to remove 5 dielectric liner 230 from back end 236 of TSV 232, and to concurrently remove portions of porous silicon region 222, bulk silicon substrate 220, and TSV 232.

Notably, porous silicon region 222 and bulk silicon substrate 220 are both etched to reveal back end 236 of TSV 10 232. As shown in FIG. 2F, prior to revealing back end 236 of TSV 232, the depth of porous silicon region 222 in bulk silicon substrate 220 was greater than or equal to the depth of TSV 232 in bulk silicon substrate 220. As a result, after revealing back end 236 of TSV 232 as shown in FIG. 2G, 15 porous silicon region 222 extends substantially to backside 244 of bulk silicon substrate 220. Accordingly, porous silicon region 222 greatly improves the ability of semiconductor structure 212 and/or TSV 232 to withstand thermal and mechanical stresses. 20

FIG. 3 illustrates a flowchart of an exemplary method for manufacturing a semiconductor structure according to one implementation of the present application. Structures shown in FIGS. 4A through 4F illustrate the results of performing actions 302 through 312 shown in the flowchart of FIG. 3. 25 For example, FIG. 4A shows a semiconductor structure after performing action 302 in FIG. 3, FIG. 4B shows a semiconductor structure after performing action 304 in FIG. 3, and so forth.

Actions **302** through **312** shown in the flowchart of FIG. 30 **3** are sufficient to describe one implementation of the present inventive concepts. Other implementations of the present inventive concepts may utilize actions different from those shown in the flowchart of FIG. **3**. Certain details and features have been left out of the flowchart of FIG. **3** that are apparent 35 to a person of ordinary skill in the art. For example, an action may consist of one or more sub-actions or may involve specialized equipment or materials, as known in the art. Moreover, some actions, such as masking and cleaning actions, may be omitted so as not to distract from the 40 illustrated actions.

Unlike in action 104 in the flowchart of FIG. 1, wherein a depth of the porous semiconductor region is greater than or equal to a depth of the trench, in action 304 in the flowchart of FIG. 3, a depth of the porous semiconductor 45 region is less than a depth of the trench. Also, unlike in action 112 in the flowchart of FIG. 1, wherein the porous semiconductor region is etched to reveal a back end of the TSV, in action 312 in the flowchart of FIG. 3, only the semiconductor substrate is etched to reveal a back end of the 50 TSV. Except for differences described above, the flowchart of FIG. 3 generally corresponds to the flowchart of FIG. 1, and may have any implementations and advantages described above.

FIG. 4A illustrates a cross-sectional view of a portion of 55 a semiconductor structure processed in accordance with action 302 in the flowchart of FIG. 3 according to one implementation of the present application. As shown in FIG. 4A, semiconductor structure 402 is provided. Semiconductor structure 402 includes bulk silicon substrate 420, porous 60 silicon region 422, semiconductor device 424, and interlayer dielectric 426.

Depth D3 represents the depth of porous silicon region 422 measured from the top surface of bulk silicon substrate 420. In various implementations, depth D3 of porous silicon $_{65}$ region 422 can be approximately fifty microns (50 μ m). In various implementations, porous silicon region 422 can have

any other depth. Notably, depth D3 of porous silicon region 422 in FIG. 4A is less than depth D1 of porous silicon region 222 in FIG. 2A. Except for differences described above, semiconductor structure 402 in FIG. 4A generally corresponds to semiconductor structure 202 in FIG. 2A, and may have any implementations and advantages described above.

FIG. 4B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 304 in the flowchart of FIG. 3 according to one implementation of the present application. As shown in FIG. 4B, in semiconductor structure 404, trench 428 is formed in porous silicon region 422. Trench 428 extends through interlayer dielectric 426, through porous silicon region 422, and into bulk silicon substrate 420.

Depth D4 represents the depth of trench 428 measured fro the top surface of bulk silicon substrate 420. In the present implementation, depth D3 of porous silicon region 422 is substantially less than depth D4 of trench 428. The timing of an etching action utilized to form trench 428 can be length-20 ened to ensure that depth D3 of porous silicon region 422 is less than depth D4 of trench 428. In various implementations, depth D4 of trench 428 can range from approximately fifty microns to approximately two hundred fifty microns (50 µm-250 µm). In one implementation, depth D3 of porous silicon region 422 is approximately ten microns $(10 \,\mu\text{m})$ less than depth D4 of trench 428 to ensure that porous silicon region 422 is not damaged in a subsequent reveal action. For example, depth D3 of porous silicon region 422 can be approximately ninety microns (90 µm), while depth D4 of trench 428 can be approximately one hundred microns (100 μm). Except for differences described above, semiconductor structure 404 in FIG. 4B generally corresponds to semiconductor structure 204 in FIG. 2B, and may have any implementations and advantages described above.

FIG. 4C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **306** in the flowchart of FIG. **3** according to one implementation of the present application. As shown in FIG. **4**C, in semiconductor structure **406**, dielectric liner **430** is formed in trench **428**.

Unlike in FIG. 2C, wherein dielectric liner 230 is formed over porous silicon region 222 and interlayer dielectric 226 along sidewalls of trench 228, dielectric liner 430 in FIG. 4C is additionally formed over bulk silicon substrate 220 on sidewalls of trench 428. Except for differences described above, semiconductor structure 406 in FIG. 4C generally corresponds to semiconductor structure 206 in FIG. 2C, and may have any implementations and advantages described above.

FIG. 4D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 308 in the flowchart of FIG. 3 according to one implementation of the present application. As shown in FIG. 4D, in semiconductor structure 408, TSV 432 is formed in trench 428 over dielectric liner 430.

Unlike in FIG. 2D, wherein a depth of porous silicon region 222 is greater than or equal to a depth of TSV 232, in FIG. 4C, a depth of porous silicon region 422 is less than a depth of TSV 432. Accordingly, TSV 432 in FIG. 4D is additionally situated within bulk silicon substrate 420. Except for differences described above, semiconductor structure 408 in FIG. 4D generally corresponds to semiconductor structure 208 in FIG. 2D, and may have any implementations and advantages described above.

FIG. 4E illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **310** the flowchart of FIG. **3** according to one imple-

mentation of the present application. As shown in FIG. 4E, in semiconductor structure 410, electrical connection layer 438 is formed over TSV 432 and over interlayer dielectric 426. Electrical connection layer 438 contains at least one electrical connector situated over front end 434 of TSV 432. Also, electrical connection layer 438 is temporarily bonded with carrier wafer 442 by bonding layer 440. Semiconductor structure 410 in FIG. 4E generally corresponds to semiconductor structure 210 in FIG. 2F, and may have any implementations and advantages described above.

FIG. 4F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **312** the flowchart of FIG. **3** according to one implementation of the present application. As shown in FIG. **4**F, in semiconductor structure **412**, bulk silicon substrate **420** is etched, and back end **436** of TSV **432** is revealed from backside **444** of bulk silicon substrate **420**.

Unlike in FIG. 2G, wherein porous silicon region 222 and bulk silicon substrate 220 are both etched, in FIG. 4F, only 20 bulk silicon substrate 420 is etched. When revealing back end 236 of TSV 232 as shown in FIG. 2G, pores of porous silicon region 222 can absorb solutions utilized in the etching action. These solutions cannot be easily removed from porous silicon region 222, and can damage porous 25 silicon region 222 and/or reduce the ability of porous silicon region 222 to withstand thermal and mechanical stresses.

As shown in FIG. 4E, prior to revealing back end 436 of TSV 432, the depth of porous silicon region 422 in bulk silicon substrate 420 was less than the depth of TSV 432 in 30 bulk silicon substrate 420. In one implementation, the depth of porous silicon region 422 relative to TSV 432 is determined based on a process parameter of the reveal action. For example, where the reveal action is only accurate to five microns (5 μ m), the depth of porous silicon region 422 can 35 be approximately ten microns (10 μ m) less than the depth of TSV 432 to ensure that porous silicon region 422 is not damaged in the reveal action. For example, the depth of porous silicon region 422 can be approximately ninety microns (90 μ m), while the depth of TSV 432 can be 40 approximately one hundred microns (100 μ m).

As a result, after revealing back end 436 of TSV 432 as shown in FIG. 4F, porous silicon region 422 remains substantially unetched. A portion of bulk silicon substrate 420 intervenes between porous silicon region 422 and backside 45 444, and is situated against the sides of TSV 432 (or against the sides of dielectric liner 430 in case dielectric liner 430 is used). Porous silicon region 422 still improves the ability of semiconductor structure 412 and/or TSV 432 to withstand thermal and mechanical stresses. Moreover, porous silicon 50 region 422 does not absorb any etching solutions and provides increased reliability. It is noted that porous silicon region 422 and TSV 432 in FIGS. 4E and 4F are not drawn to scale, and may be exaggerated for purposes of illustration. Except for differences described above, semiconductor 55 structure 412 in FIG. 4F generally corresponds to semiconductor structure 212 in FIG. 2G, and may have any implementations and advantages described above.

FIG. 5 illustrates a flowchart of an exemplary method for manufacturing a semiconductor structure according to one ⁶⁰ implementation of the present application. Structures shown in FIGS. 6A through 6G illustrate the results of performing actions 502 through 512 shown in the flowchart of FIG. 5. For example, FIG. 6A shows a semiconductor structure after performing action 502 in FIG. 5, FIG. 6B shows a semiconductor structure after performing action 504 in FIG. 5, and so forth. 12

Actions 502 through 512 shown in the flowchart of FIG. 5 are sufficient to describe one implementation of the present inventive concepts. Other implementations of the present inventive concepts may utilize actions different from those shown in the flowchart of FIG. 5. Certain details and features have been left out of the flowchart of FIG. 5 that are apparent to a person of ordinary skill in the art. For example, an action may consist of one or more sub-actions or may involve specialized equipment or materials, as known in the art. Moreover, some actions, such as masking and cleaning actions, may be omitted so as not to distract from the illustrated actions.

Unlike in action 102 in the flowchart of FIG. 1, wherein a semiconductor structure includes a porous semiconductor region within a semiconductor substrate, in action 502 in the flowchart of FIG. 5, a semiconductor structure additionally includes a semiconductor buffer ring within the porous semiconductor region. Also, unlike in action 104 in the flowchart of FIG. 1, wherein a trench is formed in the porous semiconductor region, in action 504 in the flowchart of FIG. 5, a trench is formed in the semiconductor buffer ring. Except for differences described above, the flowchart of FIG. 5 generally corresponds to the flowchart of FIG. 1, and may have any implementations and advantages described above.

FIG. 6A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 502 in the flowchart of FIG. 5 according to one implementation of the present application. As shown in FIG. 6A, semiconductor structure 602 is provided. Semiconductor structure 602 includes bulk silicon substrate 620, porous silicon regions 622, semiconductor device 624, interlayer dielectric 626, and silicon buffer ring 650.

Silicon buffer ring **650** is situated within porous silicon regions **622**. In one implementation, a hardmask is formed over bulk silicon substrate **620** to expose segments thereof. Then, porous silicon regions **622** is formed by electrochemical etching the exposed segments of bulk silicon substrate **620** using hydrofluoric acid (HF). Unlike the hardmask utilized to form porous silicon region **222** in FIG. **2A**, the hardmask utilized to form porous silicon regions **622** in FIG. **6A** can cover an additional segment of bulk silicon substrate **620**, such that silicon buffer ring **650** remains after porous silicon regions **622** are formed. In various implementations, silicon buffer ring **650** may be a semiconductor material other than silicon.

Depth D5 represents the depth of porous silicon region 622 measured from the top surface of bulk silicon substrate 620. In various implementations, depth D5 of porous silicon regions 622 can be approximately two hundred fifty microns (250 μ m). In various implementations, porous silicon regions 622 can have any other depth. Notably, although porous silicon regions 622 are illustrated as distinct regions in the cross-sectional view in FIG. 6A, in various implementations, porous silicon regions 622 can be integrally formed as a single porous silicon region, connected in a plane not illustrated in FIG. 6A. Except for differences described above, semiconductor structure 602 in FIG. 6A generally corresponds to semiconductor structure 202 in FIG. 2A, and may have any implementations and advantages described above.

FIG. **6B** illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **504** in the flowchart of FIG. **5** according to one implementation of the present application. As shown in FIG. **6B**, in semiconductor structure **604**, trench **628** is formed in silicon buffer ring **650**.

Trench 628 extends through interlayer dielectric 626 and into silicon buffer ring 650. In various implementations, a width of silicon buffer ring 650 between trench 628 and an adjacent one of porous silicon regions 622 can range from approximately two microns to approximately ten microns (2 μm-10 μm). Depth D6 represents the depth of trench 628 measured from the top surface of bulk silicon substrate 620 that may or may not be as great as depth D5 of porous silicon region 622. In the present implementation, depth D5 of porous silicon regions 622 is substantially equal to depth D6 10 of trench 628. Alternatively, depth D5 of porous silicon regions 622 can be greater than depth D6 of trench 628. The timing of an etching action utilized to form trench 628 can be shortened to ensure that depth D5 of porous silicon regions 622 is greater than depth D6 of trench 628. In 15 various implementations, depth D6 of trench 628 can range from approximately fifty microns to approximately two hundred fifty microns (50 µm-250 µm). Except for differences described above, semiconductor structure 604 in FIG. 6B generally corresponds to semiconductor structure 204 in 20 FIG. 2B, and may have any implementations and advantages described above.

FIG. 6C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **506** in the flowchart of FIG. **5** according to one 25 implementation of the present application. As shown in FIG. 6C, in semiconductor structure **606**, dielectric liner **630** is formed in trench **628**.

Unlike in FIG. 2C, wherein dielectric liner 230 is formed over porous silicon region 222 along sidewalls of trench 30 228, dielectric liner 630 in FIG. 6C is formed over silicon buffer ring 650 on sidewalls of trench 628. Because silicon buffer ring 650 is a homogeneous single crystal surface, dielectric liner 630 can be deposited substantially conformably in trench 628. If silicon buffer ring 650 were not used, 35 and a dielectric liner were instead deposited in a trench having porous sidewalls as shown in FIG. 2C, nonconformities can occur in the deposited dielectric liner, especially where the sidewalls are highly porous. Except for differences described above, semiconductor structure 606 in FIG. 40 6C generally corresponds to semiconductor structure 206 in FIG. 2C, and may have any implementations and advantages described above.

FIG. 6D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with 45 action 508 in the flowchart of FIG. 5 according to one implementation of the present application. As shown in FIG. 6D, in semiconductor structure 608, TSV 632 is formed in trench 628 over dielectric liner 630.

As described above, porous silicon regions **622** provide 50 better effective CTE matching with TSV **632** compared to bulk silicon substrate **620**, and porous silicon regions **622** are more deformable compared to bulk silicon substrate **620**. Where a width of silicon buffer ring **650** between TSV **632** and one of porous silicon regions **622** is kept small, porous 55 silicon regions **622** and silicon buffer ring **650** cause semiconductor structure **608** and/or TSV **632** to withstand thermal and mechanical stresses. At the same time, because TSV **632** in FIG. **6**D (or dielectric liner **630** in case dielectric liner **630** is used) interfaces with silicon buffer ring **650**, rather 60 than interfacing with a porous silicon region as shown in FIG. **2**D, metal of TSV **632** is less likely to diffuse.

Further, because silicon buffer ring **650** is a homogeneous single crystal surface, TSV **632** can be formed substantially uniformly in trench **628**. If silicon buffer ring **650** were not 65 used, and a TSV were instead formed in a trench having porous sidewalls as shown in FIG. **2D**, nonconformities can

occur in the TSV, especially where the sidewalls are highly porous. Except for differences described above, semiconductor structure **608** in FIG. **6**D generally corresponds to semiconductor structure **208** in FIG. **2**D, and may have any implementations and advantages described above.

FIG. 6E illustrates a top cross-sectional view of a portion of a semiconductor structure corresponding to the semiconductor structure in FIG. 6D according to one implementation of the present application. FIG. 6E represents a crosssectional view along line "6E-6E" in FIG. 6D.

As shown in FIG. 6E, semiconductor structure 608 includes bulk silicon substrate 620, porous silicon region 622, silicon buffer ring 650, dielectric liner 630, and TSV 632. Porous silicon region 622 is situated within bulk silicon substrate 620, silicon buffer ring 650 is situated within porous silicon region 622, and TSV 632 is situated within silicon buffer ring 650. As described above, porous silicon region 622 and silicon buffer ring 650 cause semiconductor structure 608 and/or TSV 632 to withstand thermal and mechanical stresses. As also described above, silicon buffer ring 650 reduces metal diffusion of TSV 632. Further, because silicon buffer ring 650 is homogeneous single crystal silicon, TSV 632 (and dielectric liner 630 in case dielectric liner 630 is used) are substantially uniform within silicon buffer ring 650. As used in the present application, the term "buffer ring" is not intended as a limiting shape. In various implementations, silicon buffer ring 650 can have a rectangular shape, or any other shape.

FIG. 6F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 510 in the flowchart of FIG. 5 according to one implementation of the present application. As shown in FIG. 6F, in semiconductor structure 610, electrical connection layer 638 is formed over TSV 632 and over interlayer dielectric 626. Electrical connection layer 638 contains at least one electrical connector situated over front end 634 of TSV 632. Also, electrical connection layer 638 is temporarily bonded with carrier wafer 642 by bonding layer 640. Except for differences described above, semiconductor structure 610 in FIG. 6F generally corresponds to semiconductor structure 210 in FIG. 2F, and may have any implementations and advantages described above.

FIG. 6G illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **512** the flowchart of FIG. **5** according to one implementation of the present application. As shown in FIG. 6G, in semiconductor structure **612**, silicon buffer ring **650**, porous silicon regions **622**, and bulk silicon substrate **620** are etched, and back end **636** of TSV **632** is revealed from backside **644** of bulk silicon substrate **620**.

Notably, porous silicon regions 622 are etched to reveal back end 636 of TSV 632. As a result, porous silicon regions 622 and silicon buffer ring 650 extend substantially to backside 644 of bulk silicon substrate 620. Accordingly, porous silicon regions 622 and silicon buffer ring 650 greatly improve the ability of semiconductor structure 612 and/or TSV 632 to withstand thermal and mechanical stresses. Except for differences described above, semiconductor structure 612 in FIG. 6G generally corresponds to semiconductor structure 212 in FIG. 2G, and may have any implementations and advantages described above.

FIG. 7A illustrates a cross-sectional view of a portion of a semiconductor structure according to one implementation of the present application. As shown in FIG. 7A, semiconductor structure **708** includes bulk silicon substrate **720**, porous silicon regions **722**, semiconductor device **724**, interlayer dielectric **726**, dielectric liner **730**, TSV **732**, and

silicon buffer ring 750. Semiconductor structure 708 represents an implementation employing both a silicon buffer ring and a porous silicon region having a depth less than that of a TSV.

As described above, porous silicon regions 722 and 5 silicon buffer ring 750 cause semiconductor structure 708 and/or TSV 732 to withstand thermal and mechanical stresses. As also described above, silicon buffer ring 750 reduces metal diffusion of TSV 732. Further, because silicon 10buffer ring **750** is homogeneous single crystal silicon, TSV 732 (and dielectric liner 730 in case dielectric liner 730 is used) are substantially uniform within silicon buffer ring 750.

Depth D7 represents the depth of porous silicon region 722 measured from the top surface of bulk silicon substrate 720. Depth D8 represents the depth of TSV 732 (including dielectric liner 730 in case dielectric liner 730 is used) measured from the top surface of bulk silicon substrate 720. In the present implementation, depth D7 of porous silicon 20 depth of said porous semiconductor region is greater than or regions 722 is substantially less than depth D8 of TSV 732. Except for differences described above, semiconductor structure 708 in FIG. 7A generally corresponds to semiconductor structure 608 in FIG. 6D, and may have any implementations and advantages described above. 25

FIG. 7B illustrates a cross-sectional view of a portion of a semiconductor structure corresponding to the semiconductor structure in FIG. 7A according to one implementation of the present application. As shown in FIG. 7B, in semiconductor structure 712, bulk silicon substrate 720 is etched, 30 and back end 736 of TSV 732 is revealed from backside 744 of bulk silicon substrate 720.

As shown in FIG. 7A, prior to revealing back end 736 of TSV 732, the depth of porous silicon regions 722 in bulk silicon substrate 720 was less than the depth of TSV 732 in 35 bulk silicon substrate 720. In one implementation, the depth of porous silicon regions 722 can be approximately ten microns (10 μ m) less than the depth of TSV 732 to ensure that porous silicon regions 722 are not damaged in the reveal action. 40

As a result, after revealing back end 736 of TSV 732 as shown in FIG. 7B, porous silicon regions 722 remain substantially unetched. A portion of bulk silicon substrate 720 intervenes between porous silicon regions 722 and backside 744. Porous silicon regions 722 and silicon buffer 45 ring 750 still improve the ability of semiconductor structure 712 and/or TSV 732 to withstand thermal and mechanical stresses. Moreover, porous silicon regions 722 do not absorb any etching solutions and provide increased reliability. Except for differences described above, semiconductor 50 structure 712 in FIG. 7B generally corresponds to semiconductor structure 612 in FIG. 6G, and may have any implementations and advantages described above.

From the above description it is manifest that various techniques can be used for implementing the concepts 55 described in the present application without departing from the scope of those concepts. Moreover, while the concepts have been described with specific reference to certain implementations, a person of ordinary skill in the art would recognize that changes can be made in form and detail 60 without departing from the scope of those concepts. As such, the described implementations are to be considered in all respects as illustrative and not restrictive. It should also be understood that the present application is not limited to the particular implementations described above, but many rear-65 rangements, modifications, and substitutions are possible without departing from the scope of the present disclosure.

16

The invention claimed is:

1. A semiconductor structure comprising:

a semiconductor substrate;

- a porous semiconductor region within said semiconductor substrate, wherein said porous semiconductor region is not a dielectric material;
- a through-substrate via (TSV) within said porous semiconductor region;
- said porous semiconductor region causing said semiconductor structure and/or said TSV to withstand thermal and mechanical stresses.

2. The semiconductor structure of claim 1, wherein said porous semiconductor region has a first coefficient of thermal expansion (CTE) that is significantly greater than a second CTE of said semiconductor substrate.

3. The semiconductor structure of claim 1, wherein said porous semiconductor region is more deformable than said semiconductor substrate.

4. The semiconductor structure of claim 1, wherein a first equal to a second depth of said TSV.

5. The semiconductor structure of claim 1, wherein a first depth of said porous semiconductor region is less than a second depth of said TSV.

6. The semiconductor structure of claim 1, further comprising at least one electrical connector situated over said TSV.

7. The semiconductor structure of claim 1, wherein said TSV comprises a metal selected from the group consisting of copper (Cu), aluminum (Al), and titanium (Ti).

8. The semiconductor structure of claim 1, further comprising a dielectric liner between said TSV and said porous semiconductor region.

9. A semiconductor structure comprising:

a semiconductor substrate;

- a porous semiconductor region within said semiconductor substrate:
- a semiconductor buffer ring within said porous semiconductor region;
- a through-substrate via (TSV) within said semiconductor buffer ring;
- said porous semiconductor region and said semiconductor buffer ring causing said semiconductor structure and/or said TSV to withstand thermal and mechanical stresses.

10. The semiconductor structure of claim 9, wherein a first depth of said porous semiconductor region is greater than or equal to a second depth of said TSV.

11. The semiconductor structure of claim 9, wherein a first depth of said porous semiconductor region is less than a second depth of said TSV.

12. The semiconductor structure of claim 9, further comprising at least one electrical connector situated over said TSV.

13. A semiconductor structure comprising:

a semiconductor substrate;

- a porous semiconductor region within said semiconductor substrate, wherein said porous semiconductor region is not a dielectric material;
- a through-substrate via (TSV) at least partially within said porous semiconductor region;
- said porous semiconductor region causing said semiconductor structure to withstand thermal or mechanical stress.

14. The semiconductor structure of claim 13, wherein said porous semiconductor region has a first coefficient of thermal expansion (CTE) that is greater than a second CTE of said semiconductor substrate.
Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 109 of 130 Page ID #:280

US 11,145,572 B2

15. The semiconductor structure of claim 13, wherein said TSV is completely within said porous semiconductor region.16. The semiconductor structure of claim 13, wherein said

TSV extends beyond said porous semiconductor region. 17. The semiconductor structure of claim 13, further 5

comprising a dielectric liner between said TSV and said porous semiconductor region.

18. A semiconductor structure comprising:

a semiconductor substrate;

a porous semiconductor region within said semiconductor 10 substrate;

- a semiconductor buffer ring within said porous semiconductor region;
- a through-substrate via (TSV) at least partially within said semiconductor buffer ring; 15

said porous semiconductor region or said semiconductor buffer ring causing said semiconductor structure to withstand thermal or mechanical stress.

19. The semiconductor structure of claim **18**, wherein said TSV is completely within said semiconductor buffer ring. 20

20. The semiconductor structure of claim **18**, wherein said TSV extends beyond said semiconductor buffer ring.

21. The semiconductor structure of claim **18**, further comprising a dielectric liner between said TSV and said semiconductor buffer ring. 25

* * * * *

18

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 110 of 130 Page ID #:281

Exhibit 5

Case 8:22-cv-00867-CJC-KES



US 20210375618A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2021/0375618 A1 Hurwitz et al.

(54) METHOD FOR FORMING A SEMICONDUCTOR STRUCTURE HAVING A POROUS SEMICONDUCTOR LAYER IN RF DEVICES

- (71) Applicant: Newport Fab, LLC dba Jazz Semiconductor, Newport Beach, CA (US)
- (72) Inventors: Paul D. Hurwitz, Irvine, CA (US); Edward Preisler, San Clemente, CA (US); David J. Howard, Irvine, CA (US); Marco Racanelli, Santa Ana, CA (US)
- (21) Appl. No.: 17/400,712
- (22) Filed: Aug. 12, 2021

Related U.S. Application Data

Division of application No. 16/597,779, filed on Oct. (62)9. 2019.

Publication Classification

(51)	Int. Cl.	
	H01L 21/02	(2006.01)
	H01L 29/04	(2006.01)

Dec. 2, 2021 (43) Pub. Date:

H01L 29/08	(2006.01)
H01L 23/66	(2006.01)
H03K 17/687	(2006.01)
H01L 21/762	(2006.01)

(52) U.S. Cl. CPC H01L 21/02203 (2013.01); H01L 29/04 (2013.01); H01L 29/0843 (2013.01); H01L 2223/6677 (2013.01); H03K 17/687 (2013.01); H01L 21/76294 (2013.01); H01L 23/66 (2013.01)

(57)ABSTRACT

A semiconductor structure includes a substrate having a first dielectric constant, a porous semiconductor layer situated over the substrate, and a crystalline epitaxial layer situated over the porous semiconductor layer. A first semiconductor device is situated in the crystalline epitaxial layer. The porous semiconductor layer has a second dielectric constant that is substantially less than the first dielectric constant such that the porous semiconductor laver reduces signal leakage from the first semiconductor device. The semiconductor structure can include a second semiconductor device situated in the crystalline epitaxial layer, and an electrical isolation region separating the first and second semiconductor devices.



Exhibit 5 Page 111

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 112 of 130 Page ID #:283

Patent Application Publication	Dec. 2, 2021	Sheet 1 of 8	US 2021/0375618 A1
--------------------------------	--------------	--------------	--------------------



FIG. 1

Patent Application Publication Dec. 2, 2021 Sheet 2 of 8 US 2021/0375618 A1



FIG. 2

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 114 of 130 Page ID #:285

Patent Application Publication	Dec. 2, 2021	Sheet 3 of 8	US 2021/0375618 A1
--------------------------------	--------------	--------------	--------------------







Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 115 of 130 Page ID #:286

Patent Application Publication	Dec. 2, 2021	Sheet 4 of 8	US 2021/0375618 A1
--------------------------------	--------------	--------------	--------------------





FG. SB

Exhibit 5 Page 115

Detert	4	DLU	D. 0 0001	Cl	TIC 2021/0275(10 11
Patent	Application	Publication	Dec. 2, 2021	Sheet 5 01 8	US 2021/03/5018 AI



Patent	Application	Publication	Dec. 2, 2021	Sheet 6 of 8	US 2021/0375618 A1
	- pp. cutton			DALEEL O UL U	00 -00 -00 -00 -00



FIG. 3D

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 118 of 130 Page ID #:289



Patent Application Publication

Dec. 2, 2021

Sheet 7 of 8 US 2021/0375618 A1

Exhibit 5 Page 118 Patent Application Publication Dec. 2, 2021

Dec. 2, 2021 Sheet 8 of 8

US 2021/0375618 A1





FIG. 3F

Exhibit 5 Page 119 US 2021/0375618 A1

Dec. 2, 2021

1

METHOD FOR FORMING A SEMICONDUCTOR STRUCTURE HAVING A POROUS SEMICONDUCTOR LAYER IN RF DEVICES

BACKGROUND

[0001] Semiconductor-on-insulator (SOI) structures are commonly employed to realize radio frequency (RF) designs where low signal leakage is required. These SOI structures use a buried oxide (BOX) under a top device layer in which RF circuit components, such as transistors and/or passive components, are fabricated.

[0002] As known in the art, a handle wafer functioning as a. substrate under the BOX results in some signal leakage. In one approach, a high resistivity silicon is used for the handle wafer in order to improve isolation and reduce signal loss. However, the relatively high dielectric constant of silicon (k=11.7) results in significant capacitive loading of RF SOI devices. In another approach, a trap-rich layer is formed between the handle wafer and the BOX in order to minimize parasitic surface conduction effects that would adversely affect RF devices in the top device layer. However, this approach requires costly and/or specialized fabrication techniques.

[0003] Thus, there is need in the art for efficiently and effectively fabricating RF devices with reduced signal leakage at low cost while overcoming the disadvantages and deficiencies of the previously known approaches.

SUMMARY

[0004] The present disclosure is directed to a semiconductor structure having porous semiconductor layer for RF devices, substantially as shown in and/or described in connection with at least one of the figures, and as set forth in the claims,

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] FIG. 1 illustrates a portion of a transceiver including a radio frequency (RF) switch employing stacked transistors according to one implementation of the present application.

[0006] FIG. **2** illustrates a portion of a flowchart of an exemplary method for manufacturing a semiconductor structure according to one implementation of the present application.

[0007] FIG. **3**A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **240** in the flowchart of FIG. **2** according to one implementation of the present application.

[0008] FIG. **3**B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **242** in the flowchart of FIG. **2** according to one implementation of the present application

[0009] FIG. **3**C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **244** in the flowchart of FIG. **2** according to one implementation of the present application

[0010] FIG. **3**D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action **246** in the flowchart of FIG. **2** according to one implementation of the present application.

[0011] FIG. 3E illustrates a cross-sectional view of a portion of a semiconductor structure processed in accor-

dance with actions 248a and 248b in the flowchart of FIG. 2 according to one implementation of the present application.

[0012] FIG. 3F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with actions 248a and 248b in the flowchart of FIG. 2 according to one implementation of the present application.

DETAILED DESCRIPTION

[0013] The following description contains specific information pertaining to implementations in the present disclosure. The drawings in the present application and their accompanying detailed description are directed to merely exemplary implementations. Unless noted otherwise, like or corresponding elements among the figures may be indicated by like or corresponding reference numerals. Moreover, the drawings and illustrations in the present application are generally not to scale, and are not intended to correspond to actual relative dimensions.

[0014] FIG. 1 illustrates a portion of a transceiver including a radio frequency (RF) switch employing stacked transistors according to one implementation of the present application. The transceiver in FIG. 1 includes transmit input 102, power amplifier (PA) 104, receive output 106, low-noise amplifier (LNA) 108, antenna 110, and radio frequency (RF) switch 112.

[0015] RF switch 112 is situated between PA 104 and antenna 110. PA 104 amplifies RF signals transmitted from transmit input 102. In one implementation, transmit input 102 can be coupled to a mixer (not shown in FIG. 1), or to another input source. The output of PA 104 is coupled to one end of RF switch 112. A matching network (not shown in FIG. 1) can be coupled between PA 104 and RF switch 112. Another end of RF switch 112 is coupled to antenna 110. Antenna 110 can transmit amplified RF signals. In one implementation, RF switch 112 can be coupled to an antenna array, rather than a single antenna 110.

[0016] RF switch 112 is also situated between LNA 108 and antenna 110. Antenna 110 also receives RF signals. Antenna 110 is coupled to one end of RF switch 112. Another end of RF switch 112 is coupled to the input of LNA 108. LNA 108 amplifies RF signals received from RF switch 112. A matching network (not shown in Figure can be coupled between RF switch 112 and LNA 108, Receive output 106 receives amplified RF signals from LNA 108. In one implementation, receive output 106 can be coupled to a mixer (not shown in FIG. 1), or to another output source. [0017] RF switch 112 includes two stacks of transistors. The first stack includes transistors 118a, 118b, and 118c. Drain 120a of transistor 118a is coupled to the output of PA 104. Source 122a of transistor 118a is coupled to drain 120b of transistor 118b. Source 122b of transistor 118b can be coupled to the drain of additional transistors, and ultimately coupled to drain 120c of transistor 118c. Source 122c of transistor 118c is coupled to antenna 110. Gates 124a, 124b, and 124c of transistors 118a, 118b, and 118c respectively can be coupled to a controller or a pulse generator (not shown) for switching transistors 118a, 118b, and 118c between ON and OFF states.

[0018] The second stack includes transistors 126*a*, 126*b*, and 126*c*. Source 130*a* of transistor 126*a* is coupled to the input of LNA 108. Drain 128*a* of transistor 126*a* is coupled to source 130*b* of transistor 126*b*. Drain 128*b* of transistor

US 2021/0375618 A1

Dec. 2, 2021

126*b* can be coupled to the drain of additional transistors, and ultimately coupled to drain source 130c of transistor **126***c*. Drain **128***c* of transistor **126***c* is coupled to antenna **110**. Gates **132***a*, **132***b*, and **132***c* of transistors **126***a*, **126***b*, and **126***c* respectively can be coupled to a controller or a pulse generator (not shown) for switching transistors **126***a*, **126***b*, **126***b*, and **126***c* between ON and OFF states.

[0019] In the example of FIG. 1, RF switch 112 switches the transceiver in FIG. 1 between receive and transmit modes. When transistors 118a, 118b, and 118c are in OFF states, and transistors 126a, 126b, and 126c are in ON states, the transceiver is in receive mode. Transistors 126a, 126b, and 126c serve as a receive path for RF signals received by antenna 110 to pass to INA 108 and to receive output 106. When transistors 118a, 118b, and 118c are in ON states, and transistors 126a, 126b, and 126c are in OFF states, the transceiver is in transmit mode. Transistors 118a, 118b, and 118c serve as a transmit path for RF signals transmitted from transmit input 102 and PA 104 to pass to antenna 110. In various implementations, RF switch 112 can include more stacks of transistors and/or more amplifiers. In various implementations, RF switch 112 can switch the transceiver between two transmit modes corresponding to different frequencies, or between two receive modes corresponding to different frequencies.

[0020] In the present implementation, transistors 118*a*, 118*b*, 118*c*, 126*a*, 126*b*, and 126*c* are N-type field effect transistors (NFETs). In various implementations, transistors 118*a*, 118*b*, 118*c*, 126*a*, 126*b*, and 126*c* can be P-type FEB (PFETs), junction FETs (JFETs), or any other type of transistor. By stacking transistors 118*a*, 118*b*, 118*c*, 126*a*, 126*b*, and 126*c* as shown in FIG. 1, the overall OFF state power and voltage handling capability for RF switch 112 can be increased. For example, if only transistors 118*a* and 126*a* were used, RF switch 112 may have an OFF state voltage handling capability of forty volts (40 V). In various implementations, RF switch 112 can have more or fewer stacked transistors than shown in FIG. 1.

[0021] As described below, in conventional semiconductor structures, signals can leak from RF switch 112, for example, to ground or to other devices. This signal leakage is particularly problematic when transistors 118a, 118b, 118c, 126a, 126a, 126b, and 126c are in OFF states, and when dealing with higher frequency signals, such as RF signals. According to the present application, RF switch 112 can be utilized in a semiconductors structure that reduces signal leakage. It is noted that, although the present application focuses on RF signals, the signals pray have frequencies other than RF frequencies.

[0022] FIG. 2 illustrates a portion of a flowchart of an exemplary method for manufacturing a semiconductor structure according to one implementation of the present application. Structures shown in FIGS. 3A through 3E illustrate the results of performing actions 240 through 248*b* shown in the flowchart of FIG. 2. For example, FIG. 3A shows a semiconductor structure after performing action 240 in FIG. 2, FIG. 3B shows a semiconductor structure after performing action 242 in FIG. 2, and so forth.

[0023] Actions **240** through **248***b* shown in the flowchart of FIG. **2** are sufficient to describe one implementation of the present inventive concepts. Other implementations of the present inventive concepts may utilize actions different from

those shown in the flowchart of FIG. **2**. Certain details and features have been left out of the flowchart of FIG. **2** that are apparent to a person of ordinary skill in the art. For example, an action may consist of one or more sub-actions or may involve specialized equipment or materials, as known in the art. Moreover, some actions, such as masking and cleaning actions, are omitted so as not to distract from the illustrated actions.

[0024] FIG. 3A illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 240 in the flowchart of FIG. 2 according to one implementation of the present application. As shown FIG. 3A, according to action 240, semiconductor structure 340 including porous semiconductor layer 354 situated over substrate 352 is formed. In the present implementation, substrate 352 is a bulk silicon substrate. For example, substrate 352 can be a P-type bulk silicon substrate having a thickness of approximately seven hundred microns (700 μ m). In various implementations, substrate 352 may be any other type of substrate.

[0025] Porous semiconductor layer 354 situated over substrate 352 is a semiconductor layer having voids, or pores, therein, Within porous semiconductor layer 354, the pores can have any orientation, branching, fill, or other morphological characteristic known in the art. Porous semiconductor layer 354 can be formed by using a top-down technique, where portions of substrate 352 are removed to generate pores. For example, porous semiconductor layer 354 can be formed by electrochemical etching using hydrofluoric acid (HF). Alternatively, porous semiconductor layer 354 can also be formed by stain etching, photoetching, or any other top-down technique known in the art. Porous semiconductor layer 354 can also be formed by using a bottom-up technique, where deposition results in a semiconductor layer having empty spaces. For example, porous semiconductor layer 354 can be formed by low-temperature high-density plasma (HDP) deposition. Alternatively, porous semiconductor layer 354 can also be formed by plasma hydrogenation of an amorphous layer, laser ablation, or any other bottom-up technique known in the art. In the present implementation, porous semiconductor layer 354 is a porous silicon layer, and has a thickness from approximately ten microns (10 µm) to approximately fifty microns (50 µm). In various implementations, porous semiconductor layer 354 may be any other type of porous semiconductor layer.

[0026] FIG. 3B illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 242 in the flowchart of FIG. 2 according to one implementation of the present application. In semiconductor structure 342, porous semiconductor layer 354 is annealed. For example, porous semiconductor layer 354 can be annealed in argon (Ar) or hydrogen (H2) at atmospheric pressure from a temperature of approximately seven hundred degrees Celsius (700° C.) to a temperature of approximately eleven hundred degrees Celsius (1100° C.) for approximately ten minutes (10 min). Any other annealing technique known in the art can be utilized, such as techniques utilizing different temperatures, durations, and/or pressures. The annealing shown in FIG. 3B reorganizes the pores in porous semiconductor layer 354 into larger cavities, while closing and smoothing surface 356 of porous semiconductor layer 354. The annealed porous semiconductor layer 354 serves as a template layer for growth of a crystalline epitaxial layer in a subsequent action.

3

US 2021/0375618 A1

Dec. 2, 2021

[0027] FIG. 3C illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with action 244 in the flowchart of FIG. 2 according to one implementation of the present application. In semiconductor structure 344, crystalline epitaxial layer 358 is formed over porous semiconductor layer 354. Crystalline epitaxial layer 358 is a thin layer of single-crystal material situated over porous semiconductor layer 354. In one implementation, crystalline epitaxial layer 358 is formed by chemical vapor deposition (CVD). In various implementations, crystalline epitaxial layer 358 can be formed by any other epitaxy technique known the art. In the present implementation, crystalline epitaxial layer 358 is a silicon epitaxial layer, and has thickness T1 from approximately five hundred angstroms (500 Å) to approximately two thousand angstroms (2000 Å). In various implementations, crystalline epitaxial layer 358 may be any other type of crystalline epitaxial layer. In various implementations, more than one crystalline epitaxial layer 358 can be formed. Crystalline epitaxial layer 358 serves as device region for formation of semiconductor devices in subsequent actions.

[0028] FIG. 3D illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with optional action 246 in the flowchart of FIG. 2 according to one implementation of the present application. In semiconductor structure 346 of FIG. 3D, electrical isolation region 360 is formed at least in crystalline epitaxial layer 358 (shown in FIG. 3C). In particular, in the example of FIG. 3D, electrical isolation region 360 extends through crystalline epitaxial layer 358 and into porous semiconductor layer 354.

[0029] Electrical isolation region 360 can be formed by etching through crystalline epitaxial layer 358 and into porous semiconductor layer 354, then depositing an electrically insulating material. In the present implementation, electrical isolation region 360 is also planarized with the top surface of crystalline epitaxial layer 358, for example, by using chemical machine polishing (CMP). Electrical isolation on 360 can comprise, for example, silicon dioxide (SiO₂).

[0030] In the present implementation, depth D1 of electrical isolation region 360 is greater than thickness T1 of crystalline epitaxial layer 358. Accordingly, electrical isolation region 360 separates crystalline epitaxial layer 358 of FIG. 3C into two crystalline epitaxial layers 358*a* and 358*b*. In one implementation, depth D1 of electrical isolation region 360 can be substantially equal to thickness T1. In another implementation, depth D1 of electrical isolation region 360 can be less than thickness T1, such that electrical isolation region 360 extends into crystalline epitaxial layer 358 but not into porous semiconductor layer 354. In various implementations, locally oxidized silicon (LOCOS) can be used instead of or in addition to electrical isolation region 360.

[0031] Crystalline epitaxial layers 358*a* and 358*b* can also be implanted with a dopant. For example, crystalline epitaxial layers 358*a* and 358*b* can be implanted with boron or other appropriate P-type dopant. In another example, one or both of crystalline epitaxial layers 358*a* and 358*b* can be implanted with phosphorus or other appropriate N-type dopant. One or more masks can be utilized to define portions of crystalline epitaxial layers 358*a* 358*b* that will be implanted with dopants. In one implementation, crystalline epitaxial layers 358*a* and 358*b* are implanted with a dopant after forming electrical isolation region 360. In another implementation, crystalline epitaxial layer 358 in FIG. 3C can be implanted with dopants before forming electrical isolation region 360. In this implementation, electrical isolation region 360 can be formed in a uniform implant region, between two implant regions having different types or concentrations, and/or where two implant regions overlap. [0032] As described below, electrical isolation region 360 reduces signal interference across crystalline epitaxial layers 358*a* and 358*b*. Electrical isolation region 360 is considered optional in that semiconductor structures according to the present application can be formed without electrical isolation region 360.

[0033] FIG. 3E illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with actions 248a and 248b in the flowchart of FIG. 2 according to one implementation of the present application. In semiconductor structure 348 of FIG. 3E, semiconductor devices 318a, 318b, and 318c are formed in crystal-line epitaxial layer 358a. Similarly, semiconductor device 304 is formed in crystalline epitaxial layer 358b. Electrical isolation region 360 separates semiconductor device 304 from semiconductor devices 318a, 318b, and 318c.

[0034] In the present implementation, semiconductor devices 318a, 318b, and 318c are transistors. Semiconductor devices 318a, 318b, and 318c in FIG. 3E may generally correspond to transistors 118a, 118b, and 118c (or transistors 126a, 126b, and 126c) utilized in RF switch 112 in FIG. 1. Semiconductor device 318a includes source/drain junctions 321a and 321b, gate 324a, lightly doped regions 362a, gate oxide 364a, and spacers 366a. Semiconductor device 318b includes source/drain junctions 321b and 321c, gate 324b, lightly doped regions 362b, gate oxide 364b, and spacers 366b. Semiconductor device 318c includes source/drain junctions 321c and 321d, gate 324c, lightly doped regions 362c, gate oxide 364c, and spacers 366c. Source/drain junction 321b is shared by semiconductor devices 318a and 318b; source/drain junction 321c is shared by semiconductor devices 318b and 318c.

[0035] In the present implementation, semiconductor device 304 is also a transistor. Semiconductor device 304 in FIG. 3E can be utilized in an amplifier, such as PA 104 (or LNA 108) in FIG. 1. Semiconductor device 304 includes source/drain junctions 321e and 321f, gate 324d, lightly doped regions 362d, gate oxide 364d, and spacers 366d. In one implementation, semiconductor device 304 can be utilized as part of a logic circuit. Semiconductor device 304 is considered optional in that semiconductor structures according to the present application can be formed without semiconductor device 304.

[0036] Gates 324*a*, 324*b*, 324*e*, and 324*d* can comprise, for example, polycrystalline silicon (polySi). Source/drain junctions 321*a*, 321*b*, 321*c*, 321*d*, 321*e*, and 321*f* can be implanted with a dopant of a different type than their corresponding crystalline epitaxial layer 358*a* or 358*b*. Lightly doped regions 362*a*, 362*b*, 362*c*, and 362*d* can be implanted with a dopant of the same type as their adjacent source/drain junction, but having a lower concentration. Gate oxides 364*a*, 364*b*, 364*c*, and 364*d* can comprise, for example, silicon dioxide (SiO₂). Spacers 366*a*, 366*b*, 366*c*, and 366*d* can comprise, for example, silicon nitride (SiN). [0037] In the present implementation, depth D2 of source/drain junctions 321*a*, 321*b*, 321*c*, 321*d*, 321*e*, and 321*f* is substantially less than thickness T1 of crystalline epitaxial

US 2021/0375618 A1

Dec. 2, 2021

layers 358a and 358b, such that source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f are not in contact with porous semiconductor layer 354. In one implementation, source/drain junctions 321a, 321b, 321c, and 321d are implanted with an N-type dopant (or a P-type dopant in some implementations) in one action, and source/drain junctions 321e and 321f are implanted with an N-type dopant (or a P-type dopant in some implementations) another separate action. In one implementation, source/drain junctions 321a, 321b, 321c, 321d, 321e, and 321f are implanted with an N-type dopant (or a P-type dopant in some implementations) concurrently in a single action. In various implementations, silicide can be situated over source/drain junctions 321a, 321b, 321c, and 321d and/or gates 324a, 324b, and 324c. In various implementations, semiconductor structure 348 can include more or fewer semiconductor devices in crystalline epitaxial layer 358a. In various implementations, crystalline epitaxial layers 358a and 358b can include diodes, or types of semiconductor devices instead of or in addition to transistors.

[0038] Because semiconductor structure 348 includes porous semiconductor layer 354 (for example, a porous silicon layer), semiconductor structure 348 reduces signal leakage (for example, RF signal leakage) from semiconductor devices 318a, 318b, 318c, and 304 to ground. Further, porous semiconductor layer 354 (for example, a porous silicon layer) reduces signal interference (for example, RF signal interference) between the different devices built in crystalline epitaxial layers 358a and 358b. Pores in porous semiconductor layer 354 decrease its effective dielectric constant and increase its resistivity. In semiconductor structure 348 in FIG. 3E, porous semiconductor layer 354 has a dielectric constant substantially less than the dielectric constant of substrate 352. For example, when substrate 352 is a bulk silicon substrate having a dielectric constant of approximately 11.7, porous semiconductor layer 354 has a dielectric constant significantly less than 11.7. In particular, porous semiconductor layer 354 can have a dielectric constant from approximately 2.0 to approximately 4.0. The improved RF isolation that results from the low dielectric constant is especially advantageous for RF switching applications as it reduces signal distortion (i.e. improves linearity). It also results in a more uniform voltage distribution across the OFF state FET stack, increasing its power handling capability.

[0039] In semiconductor structure 348 in FIG. 3E, utilizing porous semiconductor layer 354, with its low dielectric constant, reduces parasitic capacitance between crystalline epitaxial layer 358a and substrate 352. Accordingly, RF signals are less likely to leak from semiconductor devices 318a, 318b, and 318c in crystalline epitaxial layer 358a to substrate 352. For example, in one implementation, semiconductor devices 318a, 318b, and 318c are transistors utilized to maintain RF switch 112 (shown in FIG. 1) in an OFF state, and substrate 352 functions as a ground. In their OFF states, transistors 318a, 318b, and 318c create a high resistance path along source/drain junctions 321a, 321b, 321c, and 321d, while the RF signals would have been subject to adverse impact of parasitic capacitances with substrate 352 if porous semiconductor layer 354 were not utilized. In other words, the RF signals could easily leak from semiconductor devices 318a, 318b, and 318c to ground, increasing OFF state parasitic capacitance and negatively impacting the performance of semiconductor structure 348. Where semiconductor devices 318a, 318b, and 318c are transistors utilized to maintain RF switch 112 (shown in FIG. 1) in an ON state, RF signal leakage, absent porous semiconductor layer 354, could. also result in a higher insertion loss.

[0040] Because semiconductor structure 348 includes porous semiconductor layer 354 in combination with electrical isolation region 360, semiconductor structure 348 also reduces signal interference from semiconductor devices 318a, 318b, 318c to semiconductor device 304, and vice versa. If porous semiconductor layer 354 and electrical isolation region 360 were not utilized, signals (for example RF signals) from semiconductor device 304 could propagate through crystalline epitaxial layers 358b and 358a and/or substrate 352, and interfere with semiconductor devices 318a, 318b, 318c and generate additional undesirable noise in semiconductor devices 318a, 318b, 318c. Where semiconductor device 304 is a transistor utilized in PA 104 (shown in FIG. 1), these consequences could be amplified. Together, the low dielectric constant of porous semiconductor layer 354 and electrical insulation of electrical isolation region 360 reduce signal leakage and interference through crystalline epitaxial layers 358a and 358b and/or substrate 352. The leakage and interference are especially reduced where depth D1 of electrical isolation region 360 is equal to or greater than thickness T1 of crystalline epitaxial layers 358a and 358b.

[0041] Semiconductor structure 348 in FIG. 3E can achieve this reduced signal leakage without using costly materials for substrate 352, such as quartz or sapphire, and also without requiring costly and/or specialized fabrication techniques used to create trap-rich silicon-on-insulator (SOI) structures, such as smart cut techniques. As described above porous semiconductor layer 354 (for example, a porous silicon layer) can have a dielectric constant from approximately 2.0 to approximately 4.0, comparable to a buried oxide (BOX) in an SOI structure having a dielectric constant of approximately 3.7. Porous semiconductor layer 354 (for example, a porous silicon layer) can be situated over bulk semiconductor substrate 352 (for example, a bulk silicon substrate), and included in semiconductor structure 348 by various fabrication techniques. Thereafter, as discussed above, porous semiconductor layer 354 can be annealed and serve as a high-quality template for growth of crystalline epitaxial layer 358 (shown in FIG. 3C), in which semiconductor devices 318a, 318b, 318c, and 304 are formed. Further, shallow source/drain junctions 321a, 321b, 321c, and 321d improve performance of semiconductor devices 318a, 318b, and 318c by reducing junction capacitances.

[0042] FIG. 3F illustrates a cross-sectional view of a portion of a semiconductor structure processed in accordance with actions 248*a* and 248*b* in the flowchart of FIG. 2 according to cone implementation of the present application. Semiconductor structure 348 of FIG. 3F represents an alternative implementation to semiconductor structure 348 of FIG. 3F, except that, in semiconductor structure 348 of FIG. 3F, depth D3 of source/drain junctions 321*a*, 321*b*, 321*c*, 321*d*, 321*e*, and 321*f* is substantially equal to thickness T1 of crystalline epitaxial layers 358*a* and 358*b*, such that source/drain junctions 321*a*, 321*b*, 321*c*, 321*f* are in contact with porous semiconductor layer 354. Compared to semi-

US 2021/0375618 A1

5

conductor structure **348** of FIG. **3**E, deeper source/drain junctions **321**e and **321**f in semiconductor structure **348** of FIG. **3**F improve performance of semiconductor device **304** by improving high current and high voltage handling. Other than the differences described above, semiconductor structure **348** of FIG. **3**F may have any implementations and advantages described above with respect to semiconductor structure **348** of FIG. **3**E.

[0043] From the above description it is manifest that various techniques can be used for implementing the concepts described in the present application without departing from the scope of those concepts. Moreover, while the concepts have been described with specific reference to certain implementations, a person of ordinary skill in the art would recognize that changes can be made in form and detail without departing from the scope of those concepts. As such, the described implementations are to be considered in all respects as illustrative and not restrictive. It should also be understood that the present application is not limited to the particular implementations, and substitutions are possible without departing from the scope of the present disclosure.

1-13. (canceled)

14. A method comprising:

- forming a crystalline epitaxial layer over a porous semiconductor layer, said porous semiconductor layer being situated over a substrate;
- forming a first semiconductor device in said crystalline epitaxial layer;
- said substrate having a first dielectric constant, and said porous semiconductor layer having a second dielectric constant that is substantially less than said first dielectric constant such that said porous semiconductor layer reduces signal leakage from said first semiconductor device.

15. The method of claim **14**, further comprising annealing said porous semiconductor layer prior to said forming said crystalline epitaxial layer.

16. The method of claim **14**, further comprising forming an electrical isolation region at least in said crystalline epitaxial layer.

17. The method of claim **16**, wherein a depth of said electrical isolation region is equal to or greater than a thickness of said crystalline epitaxial layer.

18. The method of claim 16, further comprising forming a second semiconductor device in said crystalline epitaxial layer, wherein said electrical isolation region separates said first and second semiconductor devices.

19. The method of claim **14**, wherein said first semiconductor device is a transistor utilized in a radio frequency (RF) switch.

20. The method of claim **19**, wherein a depth of a source/drain junction of said transistor is substantially less than a thickness of said crystalline epitaxial layer, such that said source/drain junction is not in contact with said porous semiconductor layer.

21. The method of claim **19**, wherein a depth of a source/drain junction of said transistor is substantially equal

to a thickness of said crystalline epitaxial layer, such that said source/drain junction is in contact with said porous semiconductor layer.

22. A method comprising:

forming at least one crystalline epitaxial layer over a porous silicon layer in a semiconductor structure;

forming first and second transistors and an electrical isolation region separating said first and second transistors in said at least one crystalline epitaxial layer.

23. The method of claim 22, further comprising forming said porous silicon layer over a bulk silicon substrate prior to said forming said at least one crystalline epitaxial layer.

24. The method of claim 22, wherein a depth of said electrical isolation region is equal to or greater than a thickness of said at least one crystalline epitaxial layer.

25. The method of claim 22, wherein a depth of a source/drain junction of said first transistor is substantially less than a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is not in contact with said porous silicon layer.

26. The method of claim 22, wherein a depth of a source/drain junction of said first transistor is substantially equal to a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is in contact with said porous silicon layer.

27. A method comprising:

- forming a porous semiconductor layer over a substrate, said porous semiconductor layer having a higher resistivity than said substrate;
- forming at least one crystalline epitaxial layer over said porous semiconductor layer;
- forming a first semiconductor device in said at least one crystalline epitaxial layer.

28. The method of claim 27, wherein said substrate comprises a first semiconductor material, and said porous semiconductor layer comprises said first semiconductor material.

29. The method of claim 27, wherein said substrate comprises a first semiconductor material, and said porous semiconductor layer comprises a second semiconductor material.

30. The method of claim **27**, further comprising forming a second semiconductor device and an electrical isolation region separating said first and second semiconductor devices in said at least one crystalline epitaxial layer.

31. The method of claim **30**, wherein a depth of said electrical isolation region is equal to or greater than a thickness of said at least one crystalline epitaxial layer.

32. The method of claim **27**, wherein said first semiconductor device is a transistor utilized in a radio frequency (RF) switch.

33. The method of claim **32**, wherein a depth of a source/drain junction of said transistor is substantially less than a thickness of said at least one crystalline epitaxial layer, such that said source/drain junction is not in contact with said porous semiconductor layer.

* * * * *

Dec. 2, 2021

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 125 of 130 Page ID #:296

Exhibit 6

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 126 of 130 Page ID #:297

Exhibit 7

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 127 of 130 Page ID #:298

Exhibit 8

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 128 of 130 Page ID #:299

Exhibit 9

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 129 of 130 Page ID #:300

Exhibit 10

Case 8:22-cv-00867-CJC-KES Document 13 Filed 04/27/22 Page 130 of 130 Page ID #:301

Exhibit 11